{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:17:14Z","timestamp":1725574634740},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,7]]},"DOI":"10.1109\/samos.2014.6893190","type":"proceedings-article","created":{"date-parts":[[2014,9,10]],"date-time":"2014-09-10T15:43:19Z","timestamp":1410363799000},"page":"18-25","source":"Crossref","is-referenced-by-count":0,"title":["Dynamic-vector execution on a general purpose EDGE chip multiprocessor"],"prefix":"10.1109","author":[{"given":"Milovan","family":"Duric","sequence":"first","affiliation":[]},{"given":"Oscar","family":"Palomar","sequence":"additional","affiliation":[]},{"given":"Aaron","family":"Smith","sequence":"additional","affiliation":[]},{"given":"Milan","family":"Stanic","sequence":"additional","affiliation":[]},{"given":"Osman","family":"Unsal","sequence":"additional","affiliation":[]},{"given":"Adrian","family":"Cristal","sequence":"additional","affiliation":[]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[]},{"given":"Doug","family":"Burger","sequence":"additional","affiliation":[]},{"given":"Alex","family":"Veidenbaum","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310763"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645807"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859664"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305148"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1996.501193"},{"journal-title":"Vector Microprocessors","year":"1998","author":"asanovic","key":"13"},{"key":"14","first-page":"281","article-title":"Tarantula: A vector extension to the alpha architecture","author":"espasa","year":"0","journal-title":"Proceedings of the 29th Annual International Symposium on Computer Architecture (ISCA)"},{"key":"11","article-title":"Scaling power and performance via processor composability","author":"govindan","year":"2013","journal-title":"IEEE Transactions on Computers"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1926367.1926373"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859667"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.9"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2006.10"},{"key":"23","doi-asserted-by":"crossref","first-page":"469","DOI":"10.1145\/1669112.1669172","article-title":"Mc-PAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures","author":"li","year":"2009","journal-title":"Proceedings of the 41st Annual International Symposium on Microarchitecture (MICRO)"},{"journal-title":"The Livermore FORTRAN kernels A computer test of numerical performance range","year":"0","author":"mcmahon","key":"24"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/2491956.2462187"},{"journal-title":"AVX Programming Reference","year":"2011","key":"3"},{"journal-title":"NVIDIA's Next Generation CUDA Compute Architecture Kepler GK110","year":"2012","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.41"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.917757"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000080"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/277830.277935"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/359327.359336"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2004.10.002"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.035"},{"journal-title":"Computer Architecture A Quantitative Approach 5th Ed","year":"2012","author":"hennessy","key":"8"}],"event":{"name":"2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV)","start":{"date-parts":[[2014,7,14]]},"location":"Agios Konstantinos, Samos, Greece","end":{"date-parts":[[2014,7,17]]}},"container-title":["2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6879760\/6893178\/06893190.pdf?arnumber=6893190","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,16]],"date-time":"2022-04-16T20:05:49Z","timestamp":1650139549000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6893190"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/samos.2014.6893190","relation":{},"subject":[],"published":{"date-parts":[[2014,7]]}}}