{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:58:21Z","timestamp":1729630701971,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,7]]},"DOI":"10.1109\/samos.2014.6893195","type":"proceedings-article","created":{"date-parts":[[2014,9,10]],"date-time":"2014-09-10T15:43:19Z","timestamp":1410363799000},"page":"59-66","source":"Crossref","is-referenced-by-count":7,"title":["Automated design flow for coarse-grained reconfigurable platforms: An RVC-CAL multi-standard decoder use-case"],"prefix":"10.1109","author":[{"given":"C.","family":"Sau","sequence":"first","affiliation":[]},{"given":"L.","family":"Raffo","sequence":"additional","affiliation":[]},{"given":"F.","family":"Palumbo","sequence":"additional","affiliation":[]},{"given":"E.","family":"Bezati","sequence":"additional","affiliation":[]},{"given":"S.","family":"Casale-Brunet","sequence":"additional","affiliation":[]},{"given":"M.","family":"Mattavelli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2005.846414"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ICME.2008.4607622"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1016\/j.image.2013.08.012"},{"key":"15","first-page":"1","article-title":"Synthesis and optimization of high-level stream programs","author":"bezati","year":"2013","journal-title":"Electronic System Level Synthesis Conf"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DASIP.2010.5706264"},{"key":"13","first-page":"1","article-title":"The multi-dataflow composer tool: Generation of on-the-fly reconfigurable platforms","author":"palumbo","year":"2012","journal-title":"J Real-Time Image Proc"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-009-0397-5"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DASIP.2010.5706258"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DASIP.2011.6136876"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ISPA.2013.6703836"},{"key":"20","first-page":"3073","article-title":"Multipurpose systems: A novel dataflow-based generation and mapping strategy","author":"nezan","year":"2012","journal-title":"IEEE International Symposium on Circuits and Systems"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031797"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1993.590695"},{"key":"24","first-page":"262","article-title":"A 1080p@60fps Multi-Standard video decoder chip designed for power and cost efficiency in a system perspective","author":"zhou","year":"2009","journal-title":"Symposium on VLSI Circuits"},{"key":"25","doi-asserted-by":"crossref","DOI":"10.1109\/JSSC.2006.886542","article-title":"A 125-w, fully scalable mpeg-2 and h.264\/avc video decoder for mobile applications","author":"liu","year":"2007","journal-title":"IEEE Jrnl of Solid-State Circuits"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ESTMED.2006.321279"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2007.4387541"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.377997"},{"journal-title":"Cal language report","year":"2003","author":"eker","key":"3"},{"journal-title":"MPEG Systems Tech -Part 4 Codec Configuration Representation","year":"2009","key":"2"},{"year":"0","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-009-0399-3"},{"key":"7","first-page":"471","article-title":"The semantics of simple language for parallel programming","author":"kahn","year":"1974","journal-title":"IFIP Congress"},{"key":"6","doi-asserted-by":"crossref","first-page":"362","DOI":"10.1007\/3-540-06859-7_145","article-title":"First version of a data flow procedure language","author":"dennis","year":"1974","journal-title":"Symposium on Programming"},{"key":"5","doi-asserted-by":"crossref","DOI":"10.1155\/ASP\/2006\/79595","article-title":"Highly flexible multimode digital signal processing systems using adaptable components and controllers","author":"kumar","year":"2006","journal-title":"Eurasip J on Applied Signal Proc"},{"key":"4","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1007\/s11265-006-7512-7","article-title":"Reconfigurable coprocessor for multimedia application domain","volume":"44","author":"carta","year":"2006","journal-title":"Jrnl of VLSI Signal Proc Systems"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/5.381846"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.5009446"}],"event":{"name":"2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV)","start":{"date-parts":[[2014,7,14]]},"location":"Agios Konstantinos, Samos, Greece","end":{"date-parts":[[2014,7,17]]}},"container-title":["2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6879760\/6893178\/06893195.pdf?arnumber=6893195","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:00:41Z","timestamp":1602687641000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6893195"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/samos.2014.6893195","relation":{},"subject":[],"published":{"date-parts":[[2014,7]]}}}