{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:16:42Z","timestamp":1763468202927},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,7]]},"DOI":"10.1109\/samos.2014.6893200","type":"proceedings-article","created":{"date-parts":[[2014,9,10]],"date-time":"2014-09-10T15:43:19Z","timestamp":1410363799000},"page":"99-106","source":"Crossref","is-referenced-by-count":3,"title":["Speculative synchronization for coherence-free embedded NUMA architectures"],"prefix":"10.1109","author":[{"given":"Dimitra","family":"Papagiannopoulou","sequence":"first","affiliation":[]},{"given":"Tali","family":"Moreshet","sequence":"additional","affiliation":[]},{"given":"Andrea","family":"Marongiu","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[]},{"given":"Maurice","family":"Herlihy","sequence":"additional","affiliation":[]},{"given":"R.","family":"Iris Bahar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/605398.605399"},{"journal-title":"The Hypercore Architecture White Paper Technical Report Version 1 7","year":"2010","key":"17"},{"key":"18","first-page":"294","article-title":"Speculative lock elision: Enabling highly concurrent multithreaded execution","author":"rajwar","year":"2001","journal-title":"Micro"},{"journal-title":"Nvidia's Next Generation CUDA Compute Architecture Fermi","year":"2009","key":"15"},{"journal-title":"The HyperCore Processor","year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636089"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598134"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228568"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2010.02.007"},{"key":"3","article-title":"Embedded-SPEC: A lightweight and transparent hardware implementation of lock elision for embedded multicore systems","author":"capodanno","year":"2013","journal-title":"ACM Workshop on Transactional Computing ACM"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2013.177"},{"journal-title":"World's Most Powerful 5 5GHz Processor","year":"2012","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1854153.1854177"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698569"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2008.4746381"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2010.02.003"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039380"},{"journal-title":"MPPA 256-Programmable Manycore Processor","article-title":"Kalray","year":"0","key":"9"},{"journal-title":"Transactional Synchronization in Haswell","year":"2012","key":"8"}],"event":{"name":"2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV)","start":{"date-parts":[[2014,7,14]]},"location":"Agios Konstantinos, Samos, Greece","end":{"date-parts":[[2014,7,17]]}},"container-title":["2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6879760\/6893178\/06893200.pdf?arnumber=6893200","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:02:24Z","timestamp":1602687744000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6893200"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/samos.2014.6893200","relation":{},"subject":[],"published":{"date-parts":[[2014,7]]}}}