{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T16:51:27Z","timestamp":1725382287119},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/samos.2015.7363658","type":"proceedings-article","created":{"date-parts":[[2015,12,28]],"date-time":"2015-12-28T21:37:08Z","timestamp":1451338628000},"page":"42-51","source":"Crossref","is-referenced-by-count":2,"title":["Imposing coarse-grained reconfiguration to general purpose processors"],"prefix":"10.1109","author":[{"given":"M.","family":"Duric","sequence":"first","affiliation":[]},{"given":"M.","family":"Stanic","sequence":"additional","affiliation":[]},{"given":"I.","family":"Ratkovic","sequence":"additional","affiliation":[]},{"given":"O.","family":"Palomar","sequence":"additional","affiliation":[]},{"given":"O.","family":"Unsal","sequence":"additional","affiliation":[]},{"given":"A.","family":"Cristal","sequence":"additional","affiliation":[]},{"given":"M.","family":"Valero","sequence":"additional","affiliation":[]},{"given":"A.","family":"Smith","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485935"},{"key":"ref11","first-page":"1","article-title":"Recompac: Reconfigurable compute accelerator","author":"durie","year":"2013","journal-title":"2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig) ReConFig"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.41"},{"key":"ref13","article-title":"Scaling Power and Performance via Processor Composability","author":"govindan","year":"2013","journal-title":"IEEE Transactions on Computers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.65"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2006.10"},{"key":"ref16","first-page":"1","article-title":"Evx: Vector execution on low power edge cores","author":"durie","year":"0","journal-title":"DATE '14"},{"key":"ref17","article-title":"Dynamic-vector execution on a general purpose edge chip multiprocessor","author":"durie","year":"0","journal-title":"SAMOS'14"},{"key":"ref18","first-page":"61","article-title":"Adres: An architecture with tightly coupled vliw processor and coarse-grained reconfigurable matrix","author":"mei","year":"2003","journal-title":"FPLA"},{"key":"ref19","first-page":"12","article-title":"Bundled execution of recurring traces for energy -efficient general purpose processing","author":"cupta","year":"2011"},{"key":"ref4","first-page":"389","article-title":"Veal: Virtualized execution accelerator for loops","author":"clark","year":"2008","journal-title":"ISCA'08"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912133"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1168917.1168878"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749755"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669160"},{"journal-title":"Amd Fusion Family of Apus Enabling A Superior Immersive Pc Experience","year":"2010","author":"brookwood","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253185"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.51"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref22","article-title":"Benchmarking gpu devices with n-body simulations","author":"playne","year":"0","journal-title":"CDES'09"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCSim.2014.6903697"},{"journal-title":"Parboil A Revised Benchmark Suite for Scientific and Commercial Throughput Computing","year":"0","author":"stratton","key":"ref23"}],"event":{"name":"2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)","start":{"date-parts":[[2015,7,19]]},"location":"Samos, Greece","end":{"date-parts":[[2015,7,23]]}},"container-title":["2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7358369\/7363643\/07363658.pdf?arnumber=7363658","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T14:19:44Z","timestamp":1602685184000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7363658"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/samos.2015.7363658","relation":{},"subject":[],"published":{"date-parts":[[2015,7]]}}}