{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T13:20:09Z","timestamp":1730294409859,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/samos.2015.7363662","type":"proceedings-article","created":{"date-parts":[[2015,12,28]],"date-time":"2015-12-28T21:37:08Z","timestamp":1451338628000},"page":"78-85","source":"Crossref","is-referenced-by-count":2,"title":["Platform-aware dynamic data type refinement methodology for radix tree Data Structures"],"prefix":"10.1109","author":[{"given":"Thomas","family":"Papastergiou","sequence":"first","affiliation":[]},{"given":"Lazaros","family":"Papadopoulos","sequence":"additional","affiliation":[]},{"given":"Dimitrios","family":"Soudris","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"6775","article-title":"Making pointer-based data structures cache conscious","volume":"33","author":"chilimbi","year":"2000","journal-title":"Computer"},{"key":"ref11","first-page":"329","article-title":"Memory coloring: a compiler approach for scratchpad memory management","author":"li","year":"2005","journal-title":"Proc PACT"},{"key":"ref12","article-title":"1TOPS\/w software programmable media processor","author":"moloney","year":"2011","journal-title":"HotChips HC23"},{"journal-title":"i MX 6Dual\/6Quad Applications Processors for Industrial Products Datasheet","year":"2014","key":"ref13"},{"journal-title":"The internet traffic archive","year":"0","key":"ref14"},{"year":"0","key":"ref15"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2008.04.009"},{"key":"ref3","article-title":"Tibidabo: making the case for an ARM-based HPC system","author":"rajovic","year":"2013","journal-title":"Future Generation Computer Systems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998306"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/54.844336"},{"key":"ref8","first-page":"97","article-title":"HAT-trie: A Cache-conscious Trie-based Data Structure for Strings","author":"askitis","year":"2007","journal-title":"Proc Thirtieth Australasian Computer Science Conference (ACSC)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2003.1183476"},{"journal-title":"High-Performance Embedded Computing Architectures Applications and Methodologies","year":"2007","author":"wolf","key":"ref2"},{"journal-title":"Intel Atom Processor E6×5C Series Product Preview Datasheet Tech rep","year":"2010","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2145816.2145836"}],"event":{"name":"2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)","start":{"date-parts":[[2015,7,19]]},"location":"Samos, Greece","end":{"date-parts":[[2015,7,23]]}},"container-title":["2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7358369\/7363643\/07363662.pdf?arnumber=7363662","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T14:16:48Z","timestamp":1602685008000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7363662"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/samos.2015.7363662","relation":{},"subject":[],"published":{"date-parts":[[2015,7]]}}}