{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:38:01Z","timestamp":1729618681235,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/samos.2015.7363663","type":"proceedings-article","created":{"date-parts":[[2015,12,28]],"date-time":"2015-12-28T21:37:08Z","timestamp":1451338628000},"page":"86-95","source":"Crossref","is-referenced-by-count":1,"title":["FNOCEE: A framework for NoC evaluation by FPGA-based emulation"],"prefix":"10.1109","author":[{"given":"Daniel","family":"Pfefferkorn","sequence":"first","affiliation":[]},{"given":"Achim","family":"Schmider","sequence":"additional","affiliation":[]},{"given":"Guillermo","family":"Paya-Vaya","sequence":"additional","affiliation":[]},{"given":"Martin","family":"Neuenhahn","sequence":"additional","affiliation":[]},{"given":"Holger","family":"Blume","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.209"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/344588.344618"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICMLC.2010.50"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.cor.2006.05.013"},{"key":"ref13","article-title":"Hybrid algorithm for multiprocessor task scheduling","volume":"8","author":"mohamed","year":"2011","journal-title":"IJCSI International Journal of Computer Science Issues"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2007.02.004"},{"article-title":"Scheduling tasks with precedence constraints on heterogeneous distributed computing systems","year":"2006","author":"shi","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045058"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.5194\/ars-7-107-2009"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2006.313218"},{"key":"ref19","first-page":"3","article-title":"Large scale on-chip networks: an accurate multi-fpga emulation platform","author":"senouci","year":"2008","journal-title":"2008 11th EUROMICRO Conference on Digital System Design Architectures Methods and Tools dsd"},{"key":"ref28","first-page":"849","article-title":"Dyxy: a proximity congestion-aware deadlock-free dynamic routing method for network on chip","author":"li","year":"2006","journal-title":"Proceedings of the 43rd Annual Design Automation Conference"},{"key":"ref4","article-title":"Quantitative analysis of network topologies for noc-architectures on an fpga-based emulator","author":"neuenhahn","year":"2006","journal-title":"Proceedings of the URSI Advances in Radio Science-Kleinheubacher Berichte"},{"journal-title":"Bebop to the Boolean boogie An unconventional guide to electronics","year":"2008","author":"maxfield","key":"ref27"},{"article-title":"Tile-gx family of multicore processors","year":"2014","author":"corporation","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243857"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1465482.1465560"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1132952.1132953"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.4304\/jcp.9.1.176-182"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/1-4020-7836-6_16"},{"key":"ref2","first-page":"98","article-title":"An 80-tile 1.28 tflops network-on-chip in 65nm cmos","author":"vangal","year":"2007","journal-title":"IEEE International Solid-State Circuits Conference"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-84882-310-5","author":"drozdowski","year":"2009","journal-title":"Scheduling for Parallel Processing"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"article-title":"The graphml file format","year":"2015","author":"team","key":"ref20"},{"key":"ref22","first-page":"371","article-title":"Influence of the population size on the genetic algorithm performance in case of cultivation process modelling","author":"roeva","year":"2013","journal-title":"Computer Science and Information Systems (FedCSIS) 2013 Federated Conference on IEEE"},{"year":"2015","key":"ref21","article-title":"yed graph editor"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-007-0139-z"},{"key":"ref23","first-page":"58","article-title":"An overview of genetic algorithms: Part 1. fundamentals","volume":"15","author":"beasley","year":"1993","journal-title":"University Computing"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(84)90031-2"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-013-0127-6"}],"event":{"name":"2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)","start":{"date-parts":[[2015,7,19]]},"location":"Samos, Greece","end":{"date-parts":[[2015,7,23]]}},"container-title":["2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7358369\/7363643\/07363663.pdf?arnumber=7363663","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T14:19:14Z","timestamp":1602685154000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7363663"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/samos.2015.7363663","relation":{},"subject":[],"published":{"date-parts":[[2015,7]]}}}