{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T07:55:59Z","timestamp":1767772559759,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/samos.2015.7363670","type":"proceedings-article","created":{"date-parts":[[2015,12,28]],"date-time":"2015-12-28T21:37:08Z","timestamp":1451338628000},"page":"149-156","source":"Crossref","is-referenced-by-count":18,"title":["A high-level DRAM timing, power and area exploration tool"],"prefix":"10.1109","author":[{"given":"Omar","family":"Naji","sequence":"first","affiliation":[]},{"given":"Christian","family":"Weis","sequence":"additional","affiliation":[]},{"given":"Matthias","family":"Jung","sequence":"additional","affiliation":[]},{"given":"Norbert","family":"Wehn","sequence":"additional","affiliation":[]},{"given":"Andreas","family":"Hansson","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"CACTI-3DD: Architecture-level Modeling for 3D Die-stacked DRAM Main Memory","author":"chen","year":"2012","journal-title":"DATE"},{"key":"ref11","article-title":"DArT: A Component-Based DRAM Area, Power, and Timing Modeling Tool, in Computer-Aided Design of Integrated Circuits and Systems","volume":"33","author":"shih","year":"2014","journal-title":"IEEE Transactions on"},{"year":"2012","journal-title":"DDR3 SDRAM (JESD 79-3)","key":"ref12"},{"year":"2014","author":"taassori","journal-title":"Exploring a Brink-of-Failure Meoory Controller to Design an Approximate Memory System","key":"ref13"},{"year":"2008","author":"jacob","journal-title":"Memory Systems Cache DRAM Disk","key":"ref14"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/JSSC.2012.2213512"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/JSSC.2011.2164731"},{"year":"2002","author":"rabaey","journal-title":"Digital Integrated Circuits A Design Perspective","key":"ref17"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/ISPASS.2014.6844484"},{"year":"2012","author":"das","journal-title":"UBM TechInsights Hynix DRAM layout process integration adapt to change","key":"ref19"},{"key":"ref4","article-title":"Exploration and Optimization of 3-D Integrated DRAM Subsystems, in Computer-Aided Design of Integrated Circuits and Systems","volume":"32","author":"weis","year":"2013","journal-title":"IEEE Transactions on"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/MICRO.2010.42"},{"year":"0","journal-title":"System Power Calculator","key":"ref6"},{"key":"ref5","article-title":"Improved Power Modelling of DDR SDRAMqqpdos","author":"chandrasekar","year":"2011","journal-title":"DSD"},{"year":"2014","author":"chandrasekar","journal-title":"High-Level Power Estimation and Optimization of DRAMs","key":"ref8"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.7873\/DATE2014.186"},{"year":"2013","author":"jung","journal-title":"Power Modelling of 3D-Stacked Memories with TLM2 0 based Virtual Platforms","key":"ref2"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1145\/2024716.2024718"},{"year":"2013","author":"chandrasekar","journal-title":"Towards Variation-Aware System Level Power Estimations on DRAMs An Empirical Approach","key":"ref1"},{"year":"0","journal-title":"International Technology Roadmap for Semiconductors","key":"ref20"},{"year":"2013","author":"jung","journal-title":"TLM Modelling of 3D Stacked Wide I\/O DRAM Subsystems A Virtual Platform for Memory Controller Design Space Exploration","key":"ref22"},{"year":"2011","author":"rosenfeld","journal-title":"Dramsim2 A Cycle Accurate Memory System Simulator","key":"ref21"},{"key":"ref24","article-title":"A Logic-base Interconnect for Supporting Near Memory Computation in the Hybrid Memory Cube","author":"azarkhish","year":"2014","journal-title":"Micro"},{"key":"ref23","article-title":"A 6F2 Buried Wordline DRAM Cell for 40nm and Beyond","author":"schloesser","year":"2008","journal-title":"Electron Devices Meeting"},{"year":"2013","journal-title":"Hybrid Memory Cube Consortium Hybrid Memory Cube Specification","key":"ref25"}],"event":{"name":"2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)","start":{"date-parts":[[2015,7,19]]},"location":"Samos, Greece","end":{"date-parts":[[2015,7,23]]}},"container-title":["2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7358369\/7363643\/07363670.pdf?arnumber=7363670","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T14:19:31Z","timestamp":1602685171000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7363670"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/samos.2015.7363670","relation":{},"subject":[],"published":{"date-parts":[[2015,7]]}}}