{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:23:49Z","timestamp":1725564229715},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/samos.2015.7363674","type":"proceedings-article","created":{"date-parts":[[2015,12,28]],"date-time":"2015-12-28T21:37:08Z","timestamp":1451338628000},"page":"181-188","source":"Crossref","is-referenced-by-count":0,"title":["Chip-independent Error Correction in main memories"],"prefix":"10.1109","author":[{"given":"Mehrtash","family":"Manoochehri","sequence":"first","affiliation":[]},{"given":"Michel","family":"Dubois","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"CACTI 5 3","year":"0","key":"ref10"},{"year":"0","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150989"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1145\/1816038.1815983","article-title":"Rethinking DRAM Design and Organization for Energy-ConstrainedMulti-Cores","author":"udipi","year":"2010","journal-title":"Proceedings of International Symposium on Computer Architecture (ISCA)"},{"key":"ref14","first-page":"133","article-title":"DMAaware memory energy management for data servers","author":"pandey","year":"2006","journal-title":"International Symposium on High Performance Computer Architecture (HPCA)"},{"key":"ref15","first-page":"72","author":"bienia","year":"2008","journal-title":"The PARSEC benchmark suite Characterization and architectural implications"},{"year":"2011","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1993744.1993755"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237004"},{"journal-title":"Challenges in Thermal Management of Memory Modules","year":"0","author":"ankireddi","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337192"},{"journal-title":"HP Server Power Calculators","year":"0","key":"ref5"},{"key":"ref8","first-page":"16","article-title":"DRAMSim 2: A Cycle Accurate Memory System Simulator","author":"paul","year":"2011","journal-title":"IEEE Computer Architecture Letters"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000091"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485958"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736064"},{"key":"ref9","first-page":"1050","article-title":"MARSS: A full system simulator for multicore x86 CPUs","author":"patel","year":"2011","journal-title":"Design Automation Conference (DAC)"}],"event":{"name":"2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)","start":{"date-parts":[[2015,7,19]]},"location":"Samos, Greece","end":{"date-parts":[[2015,7,23]]}},"container-title":["2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7358369\/7363643\/07363674.pdf?arnumber=7363674","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T14:19:44Z","timestamp":1602685184000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7363674"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/samos.2015.7363674","relation":{},"subject":[],"published":{"date-parts":[[2015,7]]}}}