{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T04:12:50Z","timestamp":1725768770298},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/samos.2015.7363683","type":"proceedings-article","created":{"date-parts":[[2015,12,28]],"date-time":"2015-12-28T21:37:08Z","timestamp":1451338628000},"page":"254-261","source":"Crossref","is-referenced-by-count":9,"title":["Designing applications for heterogeneous many-core architectures with the FlexTiles Platform"],"prefix":"10.1109","author":[{"given":"Benedikt","family":"Janssen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fynn","family":"Schwiegelshohn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martijn","family":"Koedam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francois","family":"Duhem","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leonard","family":"Masing","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stephan","family":"Werner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christophe","family":"Huriaux","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antoine","family":"Courtay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emilie","family":"Wheatley","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kees","family":"Goossens","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabrice","family":"Lemonnier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philippe","family":"Millet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jurgen","family":"Becker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Olivier","family":"Sentieys","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Hubner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"ref11","article-title":"Accelerator Interface, a keystone for heterogenous “MPSoC” architectures","author":"brillu","year":"2013","journal-title":"Design Automation & Test in Europe"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"1551","DOI":"10.7873\/DATE.2015.1007","article-title":"Design Flow and Run-Time Management for Compressed FPGA Configurations","author":"christophe huriaux","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.4203\/csets.34.4"},{"key":"ref14","article-title":"Array-OL: An Approach for Signal Processing Design","author":"demeure","year":"1998","journal-title":"SAME System On Chip session"},{"journal-title":"PIPS Automatic Parallelizer and Code Transformation Framework","year":"2015","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1023\/A:1007963824710"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484867"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380681"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISPA.2014.32"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2014.0078"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1023\/A:1019782306621"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.7873\/DATE2014.235","article-title":"CoMik: A predictable and cycle-accurately composable real-time microkernel","author":"nelson","year":"2014","journal-title":"Design Automation and Test in Europe Conference and Exhibition (DATE)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/EUC.2014.26"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/EUC.2014.27"},{"journal-title":"Adaptive Multiprocessor Systems-on-chip Architectures Principles Methods and Tools","year":"2012","author":"marchesan almeida","key":"ref9"}],"event":{"name":"2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)","start":{"date-parts":[[2015,7,19]]},"location":"Samos, Greece","end":{"date-parts":[[2015,7,23]]}},"container-title":["2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7358369\/7363643\/07363683.pdf?arnumber=7363683","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T14:16:48Z","timestamp":1602685008000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7363683"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/samos.2015.7363683","relation":{},"subject":[],"published":{"date-parts":[[2015,7]]}}}