{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T21:04:57Z","timestamp":1725656697137},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1109\/samos.2016.7818336","type":"proceedings-article","created":{"date-parts":[[2017,1,20]],"date-time":"2017-01-20T02:30:13Z","timestamp":1484879413000},"page":"96-105","source":"Crossref","is-referenced-by-count":8,"title":["Exploring system performance using elastic traces: Fast, accurate and portable"],"prefix":"10.1109","author":[{"given":"Radhika","family":"Jagtap","sequence":"first","affiliation":[]},{"given":"Stephan","family":"Diestelhorst","sequence":"additional","affiliation":[]},{"given":"Andreas","family":"Hansson","sequence":"additional","affiliation":[]},{"given":"Matthias","family":"Jung","sequence":"additional","affiliation":[]},{"given":"Norbert","family":"When","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Network-on-chip Traffic Modeling for Data Flow Applications","year":"2013","author":"prolonge","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.77"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1375527.1375536"},{"journal-title":"BADCO Behavioral Application-Dependent Superscalar Core Models","year":"2013","author":"velasquez","key":"ref13"},{"journal-title":"ASPEN Towards Effective Simulation of Threads and Engines in Evolving Platforms","year":"2004","author":"moses","key":"ref14"},{"journal-title":"In-N-Out Reproducing Out-of-Order Superscalar Processor Behavior from Reduced In-Order Traces","year":"2011","author":"lee","key":"ref15"},{"journal-title":"Synchrotrace synchronization-aware architecture-agnostic traces for light-weight multicore simulation","year":"2015","author":"nilakantan","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.36"},{"journal-title":"IEEE 1666 SystemC Language Reference Manual","year":"2011","key":"ref18"},{"journal-title":"Spec's Benchmark","year":"0","key":"ref19"},{"journal-title":"SimFlex Statistical Sampling of ComputerSystem Simulation","year":"2006","author":"wenisch","key":"ref28"},{"journal-title":"PTLsim A Cycle Accurate Full System x86-64 Microarchitectural Simulator","year":"2007","author":"yourst","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485963"},{"key":"ref3","article-title":"MARSSx86: A Full System Simulator for x86 CPUs","author":"patel","year":"2011","journal-title":"Design Automation Conference 2011 (DAC'11)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"journal-title":"Two-phase Trace-driven Simulation (TPTS) A Fast Multicore Processor Architecture Simulation Approach","year":"2010","author":"lee","key":"ref5"},{"journal-title":"Automatically Characterizing Large Scale Program Behavior ASPLOS","year":"2002","author":"sherwood","key":"ref8"},{"journal-title":"SMARTS Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling","year":"2003","author":"wunderlich","key":"ref7"},{"journal-title":"Simics A Full System Simulation Platform","year":"2002","author":"magnusson","key":"ref2"},{"journal-title":"NOXIM The NoC Simulator","year":"0","key":"ref9"},{"journal-title":"The gem5 Simulator","year":"2011","author":"binkert","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250713"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1188455.1188677"},{"journal-title":"Simulating DRAM controllers for future system architecture exploration","year":"2014","author":"hansson","key":"ref21"},{"key":"ref24","article-title":"Coupling gem5 with SystemC TLM 2.0 Virtual Platforms","author":"jung","year":"2015","journal-title":"gem5 User Workshop International Symposium on Computer Architecture (ISCA)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.2172\/1113870"},{"journal-title":"Designing the Right Architecture Part 1","year":"2013","author":"kogal","key":"ref26"},{"journal-title":"Trace-driven Memory Simulation A Survey","year":"1997","author":"uhlig","key":"ref25"}],"event":{"name":"2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS)","start":{"date-parts":[[2016,7,17]]},"location":"Agios Konstantinos, Samos Island, Greece","end":{"date-parts":[[2016,7,21]]}},"container-title":["2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7803477\/7818316\/07818336.pdf?arnumber=7818336","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T20:08:55Z","timestamp":1513195735000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7818336\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/samos.2016.7818336","relation":{},"subject":[],"published":{"date-parts":[[2016,7]]}}}