{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,14]],"date-time":"2025-06-14T18:10:08Z","timestamp":1749924608000,"version":"3.41.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1109\/samos.2016.7818339","type":"proceedings-article","created":{"date-parts":[[2017,1,20]],"date-time":"2017-01-20T02:30:13Z","timestamp":1484879413000},"page":"124-131","source":"Crossref","is-referenced-by-count":0,"title":["Architecture exploration of a programmable neural network processor for embedded systems"],"prefix":"10.1109","author":[{"given":"Wonyong","family":"Sung","sequence":"first","affiliation":[]},{"given":"Jinhwan","family":"Park","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2016.7472696"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272559"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537908"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2004.10.004"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"161","DOI":"10.1145\/2684746.2689060","article-title":"Optimizing fpga-based accelerator design for deep convolutional neural networks","author":"zhang","year":"2015","journal-title":"Proceedings of the 2015 ACM\/SIGDA InternationalSymposium on Field-Programmable Gate Arrays"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750389"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS.2014.6986082"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2015.7178146"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2016.7471821"},{"article-title":"The mnist database of handwritten digits","year":"1998","author":"lecun","key":"ref18"},{"key":"ref19","first-page":"807","article-title":"Rectified linear units improve restricted boltzmann machines","author":"nair","year":"2010","journal-title":"Proceedings of the 27th InternationalConference on Machine Learning (ICML-10)"},{"key":"ref28","first-page":"4","article-title":"An FPGA based SIMD processor with a vector memory unit","author":"cho","year":"2006","journal-title":"Circuits and Systems 2006 ISCAS 2006 Proceedings 2006 IEEE InternationalSymposium on"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2016.7472621"},{"article-title":"cudnn: Efficient primitives for deep learning","year":"2014","author":"chetlur","key":"ref27"},{"key":"ref3","article-title":"European roadmap smart systems for automated driving","author":"dokic","year":"2015","journal-title":"EPoSS-European Technology Platform on Smart Systems Integration"},{"year":"0","key":"ref6","article-title":"GeForce GTX TITAN specifications"},{"key":"ref29","first-page":"1149","article-title":"H. 264 decoder optimization exploiting simd instructions","volume":"2","author":"lee","year":"2004","journal-title":"IEEE Asia-Pacific Conference on Circuits and Systems (APCCAS) Citeseer"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2669062.2669066"},{"key":"ref8","article-title":"Accelerating deep convolutional neural networks using specialized hardware","volume":"2","author":"ovtcharov","year":"2015","journal-title":"Microsoft Research Whitepaper"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2014.6855060"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.18576\/amis\/100202"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DCV.2002.1218747"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7539037"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/72.279181"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2013.6638947"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1997.9.8.1735"},{"key":"ref24","first-page":"115","article-title":"Learning precise timing with lstm recurrent networks","volume":"3","author":"gers","year":"2003","journal-title":"The Journal of Machine Learning Research"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"338","DOI":"10.21437\/Interspeech.2014-80","article-title":"Long short-term memory recurrent neural network architectures for large scale acoustic modeling","author":"sak","year":"2014","journal-title":"InterSpeech"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref25","first-page":"1097","article-title":"Imagenet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Advances in neural information processing systems"}],"event":{"name":"2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS)","start":{"date-parts":[[2016,7,17]]},"location":"Agios Konstantinos, Samos Island, Greece","end":{"date-parts":[[2016,7,21]]}},"container-title":["2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7803477\/7818316\/07818339.pdf?arnumber=7818339","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,14]],"date-time":"2025-06-14T17:33:33Z","timestamp":1749922413000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7818339\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/samos.2016.7818339","relation":{},"subject":[],"published":{"date-parts":[[2016,7]]}}}