{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:17:17Z","timestamp":1729671437544,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1109\/samos.2016.7818343","type":"proceedings-article","created":{"date-parts":[[2017,1,20]],"date-time":"2017-01-20T02:30:13Z","timestamp":1484879413000},"page":"156-163","source":"Crossref","is-referenced-by-count":5,"title":["A configurable SIMD architecture with explicit datapath for intelligent learning"],"prefix":"10.1109","author":[{"given":"Yifan","family":"He","sequence":"first","affiliation":[]},{"given":"Maurice","family":"Peemen","sequence":"additional","affiliation":[]},{"given":"Luc","family":"Waeijen","sequence":"additional","affiliation":[]},{"given":"Erkan","family":"Diken","sequence":"additional","affiliation":[]},{"given":"Mattia","family":"Fiumara","sequence":"additional","affiliation":[]},{"given":"Gerard","family":"Rauwerda","sequence":"additional","affiliation":[]},{"given":"Henk","family":"Corporaal","sequence":"additional","affiliation":[]},{"given":"Tong","family":"Geng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"Improving locality and parallelism in nested loops","year":"1992","author":"wolf","key":"ref32"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-014-0950-8"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2013.6621142"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/567097.567101"},{"key":"ref11","first-page":"1","article-title":"IMAPCAR: a 100 GOPS in-vehicle vision processor based on 128 ring connected four-way VLIW processing elements","author":"kyo","year":"2008","journal-title":"Journal of Signal Processing Systems"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.1015692"},{"key":"ref14","first-page":"162","article-title":"Speed sign detection and recognition by convolutional neural networks","author":"peemen","year":"2011","journal-title":"Proceedings of the 8th International Automotive Congress"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.909328"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"397","DOI":"10.1109\/4.748192","article-title":"MDSP-II: a 16-bit DSP with mobile communication accelerator","volume":"34","author":"kim","year":"1999","journal-title":"Journal of Solid-State Circuits"},{"journal-title":"MOVE project","year":"0","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.35"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555773"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1997.614884"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS.2015.7345019"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-014-0957-1"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2004.97"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2008.4580190"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1155\/S1110865703309059"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.127"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.848202"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2011.6045474"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.12"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2009.5459469"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SPIN.2014.6777000"},{"journal-title":"TTA-based Codesign Environment (TCE)","year":"0","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2011.2125590"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837409"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2380403.2380430"},{"key":"ref23","first-page":"244","article-title":"Combined ILP and register tiling: analytical model and optimization framework","author":"renganarayana","year":"2005","journal-title":"Languages and Compilers for Parallel Computing"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2013.6621141"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2509420.2509426"}],"event":{"name":"2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS)","start":{"date-parts":[[2016,7,17]]},"location":"Agios Konstantinos, Samos Island, Greece","end":{"date-parts":[[2016,7,21]]}},"container-title":["2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7803477\/7818316\/07818343.pdf?arnumber=7818343","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,17]],"date-time":"2019-09-17T19:46:33Z","timestamp":1568749593000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7818343\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/samos.2016.7818343","relation":{},"subject":[],"published":{"date-parts":[[2016,7]]}}}