{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:28:43Z","timestamp":1729621723948,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1109\/samos.2016.7818355","type":"proceedings-article","created":{"date-parts":[[2017,1,20]],"date-time":"2017-01-20T02:30:13Z","timestamp":1484879413000},"page":"253-260","source":"Crossref","is-referenced-by-count":5,"title":["Aggressively bypassing list scheduler for transport triggered architectures"],"prefix":"10.1109","author":[{"given":"Heikki O.","family":"Kultala","sequence":"first","affiliation":[]},{"given":"Timo T.","family":"Viitanen","sequence":"additional","affiliation":[]},{"given":"Pekka O.","family":"Jaaskelainen","sequence":"additional","affiliation":[]},{"given":"Jarmo H.","family":"Takala","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-70550-5_4"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"19","DOI":"10.3233\/ICA-1998-5103","article-title":"Using transport triggered architectures for embedded processor design","volume":"5","author":"corporaal","year":"1998","journal-title":"Integrated Computer-Aided Eng"},{"key":"ref10","first-page":"5","article-title":"Safe pre-pass software bypassing for transport triggered processors","volume":"49","author":"kellom\u00e4ki","year":"2008","journal-title":"Acta Technica Napocensis"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjjip.17.242"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1996.554030"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1186\/1687-3963-2013-9"},{"key":"ref12","first-page":"388","article-title":"Scheduling for register file energy minimization in explicit datapath architectures","author":"she","year":"2012","journal-title":"Design Automation and Test in Europe Conference and Exhibition"},{"key":"ref8","first-page":"65070x-1","article-title":"Codesign toolset for application-specific instruction-set processors","author":"j\u00e4\u00e4skel\u00e4inen","year":"2007","journal-title":"Proc SPIE Multimedia on Mobile Devices"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2011.6045474"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"59:1","DOI":"10.1145\/2845082","article-title":"Integer linear programming-based scheduling for transport triggered architectures","volume":"12","author":"\u00e4ij\u00f6","year":"2015","journal-title":"ACM Trans Archit Code Optim"},{"year":"2001","author":"janssen","key":"ref9"},{"journal-title":"Compilers Principles Techniques and Tools","year":"1986","author":"aho","key":"ref1"}],"event":{"name":"2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS)","start":{"date-parts":[[2016,7,17]]},"location":"Agios Konstantinos, Samos Island, Greece","end":{"date-parts":[[2016,7,21]]}},"container-title":["2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7803477\/7818316\/07818355.pdf?arnumber=7818355","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,17]],"date-time":"2019-09-17T19:46:33Z","timestamp":1568749593000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7818355\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/samos.2016.7818355","relation":{},"subject":[],"published":{"date-parts":[[2016,7]]}}}