{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T13:20:34Z","timestamp":1730294434947,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/samos.2017.8344641","type":"proceedings-article","created":{"date-parts":[[2018,4,23]],"date-time":"2018-04-23T19:33:43Z","timestamp":1524512023000},"page":"278-285","source":"Crossref","is-referenced-by-count":3,"title":["Hardware accelerators for financial applications in HDL and High Level Synthesis"],"prefix":"10.1109","author":[{"given":"Ioannis","family":"Stamoulias","sequence":"first","affiliation":[]},{"given":"Christoforos","family":"Kachris","sequence":"additional","affiliation":[]},{"given":"Dimitrios","family":"Soudris","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082747"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-15407-7"},{"key":"ref12","first-page":"136","article-title":"Bitwidth-optimized hardware accelerators with software fallbac","author":"klimovic","year":"2013","journal-title":"IEEE International Conference on Field Programmable Technology (FPT)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1086\/260062"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/0304-405X(76)90024-6"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/0304-405X(79)90015-1"},{"journal-title":"SDAccel Development Environment User Guide Xilinx Inc techncia Report","year":"2016","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577380"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.30"},{"journal-title":"High Level Synthesis a Use Case Comparisor with Hardware Description Language","year":"2015","author":"zwagerman","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161209"},{"key":"ref7","first-page":"81","article-title":"Design and Implementation of a Higl Performance Financial Monte-Carlo Simulation Engine on an FPGA Supercomputer","author":"tian","year":"2008","journal-title":"IEEE International Conference on ICECE Technology"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-012-9096-8"},{"key":"ref1","first-page":"390","volume":"103","author":"windh","year":"2015","journal-title":"High-Level Language Tools for Reconfigurable Computing Proceedings of the IEEE"},{"key":"ref9","first-page":"5","article-title":"Design Space Exploration of the Europear Option Benchmark using Hyperstreams","author":"morris","year":"2007","journal-title":"Int Conf on Field Programmable Logic and Applications"}],"event":{"name":"2017 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)","start":{"date-parts":[[2017,7,17]]},"location":"Pythagorion, Greece","end":{"date-parts":[[2017,7,20]]}},"container-title":["2017 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8337645\/8344598\/08344641.pdf?arnumber=8344641","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T02:20:38Z","timestamp":1643163638000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8344641\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/samos.2017.8344641","relation":{},"subject":[],"published":{"date-parts":[[2017,7]]}}}