{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T07:00:08Z","timestamp":1725433208920},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/sarnof.2015.7324652","type":"proceedings-article","created":{"date-parts":[[2015,11,12]],"date-time":"2015-11-12T23:02:28Z","timestamp":1447369348000},"page":"105-110","source":"Crossref","is-referenced-by-count":0,"title":["RAM-based micro-architecture for a high-throughput interconnection network"],"prefix":"10.1109","author":[{"given":"Dusan","family":"Suvakovic","sequence":"first","affiliation":[]},{"given":"Adriaan J.","family":"van Wijngaarden","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Network Algorithmics","year":"2005","author":"varghese","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.19"},{"key":"ref12","first-page":"1","article-title":"A 16 kB tile-able SRAM macro prototype for an operating window of 4.8 GHz at 1.12 V VDD at 10 MHz at 0.5 V in a 28-nm HKMG CMOS","author":"kuo","year":"0"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2276100"},{"key":"ref14","first-page":"482","article-title":"Conditional push-pull pulsed latches with 726fJ-ps energy-delay product in 65 nm CMOS","author":"consoli","year":"0"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPSR.2013.6602282"},{"key":"ref3","first-page":"478","article-title":"A 4.5 Tb\/s 3.4 Tb\/s\/W 64 × 64 switch fabric with self-updating least-recently-granted priority and Quality-of-Service arbitration in 45 nm CMOS","author":"satpathy","year":"0"},{"key":"ref6","article-title":"Techniques for fast shared memory switches","author":"iyer","year":"2001","journal-title":"Stanford Tech Rep TR01-HPNG-081501"},{"journal-title":"Advanced Router Architectures","year":"2006","author":"kloth","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228432"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1002\/0470113952"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2358553"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"dally","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1953.tb01433.x"}],"event":{"name":"2015 36th IEEE Sarnoff Symposium","start":{"date-parts":[[2015,9,20]]},"location":"Newark, NJ, USA","end":{"date-parts":[[2015,9,22]]}},"container-title":["2015 36th IEEE Sarnoff Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7312262\/7324628\/07324652.pdf?arnumber=7324652","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T04:27:22Z","timestamp":1490416042000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7324652\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/sarnof.2015.7324652","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}