{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T20:05:46Z","timestamp":1725393946419},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/sasp.2010.5521135","type":"proceedings-article","created":{"date-parts":[[2010,12,2]],"date-time":"2010-12-02T20:22:39Z","timestamp":1291321359000},"page":"115-118","source":"Crossref","is-referenced-by-count":0,"title":["Reconfigurable custom functional unit generation and exploitation in multiple-issue processors"],"prefix":"10.1109","author":[{"family":"Hui-Shan Wang","sequence":"first","affiliation":[]},{"family":"I-Wei Wu","sequence":"additional","affiliation":[]},{"given":"Jean","family":"Jyh-Jiun Shann","sequence":"additional","affiliation":[]},{"family":"Chung-Ping Chung","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Custom Instruction Generation Using Temporal Partitioning Techniques for a Reconfigurable Functional Unit","author":"farhad","year":"2006","journal-title":"EUC"},{"key":"ref3","article-title":"Handling Control Data Flow Graphs for a Tightly Coupled Reconfigurable Accelerator","author":"hamid","year":"2007","journal-title":"ICESS"},{"key":"ref6","article-title":"A combined analytical and simulation-based model for performance evaluation of a reconfigurable instruction set processor","author":"farhad","year":"2009","journal-title":"ASP-DAC"},{"key":"ref5","article-title":"Compiling custom instructions onto expression-grained reconfigurable architectures","author":"paolo","year":"2008","journal-title":"CASES"},{"key":"ref2","article-title":"An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors","author":"nathan","year":"2005","journal-title":"ISCA"},{"key":"ref1","article-title":"Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization","author":"nathan","year":"2004","journal-title":"Micro"}],"event":{"name":"2010 IEEE 8th Symposium on Application Specific Processors (SASP)","start":{"date-parts":[[2010,6,13]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2010,6,14]]}},"container-title":["2010 IEEE 8th Symposium on Application Specific Processors (SASP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5507486\/5521134\/05521135.pdf?arnumber=5521135","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T23:34:48Z","timestamp":1489880088000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5521135\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/sasp.2010.5521135","relation":{},"subject":[],"published":{"date-parts":[[2010,6]]}}}