{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:39:58Z","timestamp":1725493198472},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/sasp.2010.5521136","type":"proceedings-article","created":{"date-parts":[[2010,12,2]],"date-time":"2010-12-02T20:22:39Z","timestamp":1291321359000},"page":"107-110","source":"Crossref","is-referenced-by-count":0,"title":["Early performance-cost estimation of application-specific data path pipelining"],"prefix":"10.1109","author":[{"given":"Jelena","family":"Trajkovic","sequence":"first","affiliation":[]},{"given":"Daniel D.","family":"Gajski","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Tensilica XTENSA-LX","year":"2005","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2008.4570778"},{"journal-title":"Automatic design and optimization of processor data path and memory hierarchy","year":"2009","author":"trajkovic","key":"ref10"},{"journal-title":"Mentor Graphics Catapult Synthesis","year":"2008","key":"ref6"},{"journal-title":"stretch Inc S5000 Software-Confi gurable Processors","year":"2005","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2002.1115384"},{"journal-title":"Mentor Graphics Technical Publications","year":"2008","key":"ref7"},{"key":"ref2","article-title":"The MIMOLA system: Detailed description of the system software","author":"marwedel","year":"1993","journal-title":"ACM\/IEEE Design Automation Conference"},{"journal-title":"NISC Technology - NISC Toolset Online Demo","year":"2009","key":"ref9"},{"key":"ref1","article-title":"Computer Architecture A Quantitative Approach","author":"hennessy","year":"2006","journal-title":"Third Edition The Morgan Kaufmann Series in Computer Architecture and Design"}],"event":{"name":"2010 IEEE 8th Symposium on Application Specific Processors (SASP)","start":{"date-parts":[[2010,6,13]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2010,6,14]]}},"container-title":["2010 IEEE 8th Symposium on Application Specific Processors (SASP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5507486\/5521134\/05521136.pdf?arnumber=5521136","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T23:34:49Z","timestamp":1489880089000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5521136\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/sasp.2010.5521136","relation":{},"subject":[],"published":{"date-parts":[[2010,6]]}}}