{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T08:53:07Z","timestamp":1767084787225},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/sasp.2010.5521139","type":"proceedings-article","created":{"date-parts":[[2010,12,2]],"date-time":"2010-12-02T20:22:39Z","timestamp":1291321359000},"page":"101-106","source":"Crossref","is-referenced-by-count":15,"title":["Minimizing write activities to non-volatile memory via scheduling and recomputation"],"prefix":"10.1109","author":[{"family":"Jingtong Hu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Wei-Che Tseng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Qingfeng Zhuge","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edwin H.-M.","family":"Sha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630144"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/381792.195506"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176310"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/944682.944684"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090763"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1145\/1391469.1391610","article-title":"circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement","author":"xiangyu dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref16","first-page":"737","article-title":"Power and performance of read-write aware hybrid caches with non-volatile memories","author":"wu","year":"2009","journal-title":"DATE '09"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.197"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1121013"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"224","DOI":"10.1145\/1278480.1278535","article-title":"reducing off-chip memory access costs using data recomputation in embedded chip multi-processors","author":"koc","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"212","DOI":"10.1145\/1278480.1278533","article-title":"Endurance enhancement of flash-memory storage systems: an efficient static wear leveling design","author":"chang","year":"2007","journal-title":"DAC '07"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"401","DOI":"10.1145\/1176760.1176809","article-title":"Integrated scratchpad memory optimization and task scheduling for mpsoc architectures","author":"suhendra","year":"2006","journal-title":"CASES '06"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.30"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1017753.1017775"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450144"},{"key":"ref9","article-title":"Dspstone: A dsp-oriented benchmarking methodology","author":"zivojnovic","year":"1994","journal-title":"ICSPAT-94"}],"event":{"name":"2010 IEEE 8th Symposium on Application Specific Processors (SASP)","start":{"date-parts":[[2010,6,13]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2010,6,14]]}},"container-title":["2010 IEEE 8th Symposium on Application Specific Processors (SASP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5507486\/5521134\/05521139.pdf?arnumber=5521139","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T16:47:49Z","timestamp":1497890869000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5521139\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/sasp.2010.5521139","relation":{},"subject":[],"published":{"date-parts":[[2010,6]]}}}