{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T19:41:15Z","timestamp":1725392475334},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/sasp.2010.5521140","type":"proceedings-article","created":{"date-parts":[[2010,12,2]],"date-time":"2010-12-02T20:22:39Z","timestamp":1291321359000},"page":"87-92","source":"Crossref","is-referenced-by-count":3,"title":["A novel configuration circuit architecture to speedup reconfiguration and relocation for partially reconfigurable devices"],"prefix":"10.1109","author":[{"given":"Thomas","family":"Marconi","sequence":"first","affiliation":[]},{"family":"Jae Young Hur","sequence":"additional","affiliation":[]},{"given":"Koen","family":"Bertels","sequence":"additional","affiliation":[]},{"given":"Georgi","family":"Gaydadjiev","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360300"},{"key":"ref10","first-page":"47","article-title":"Dynamically Programmable Gate Arrays: A step toward increased computational density","author":"dehon","year":"1996","journal-title":"Proc 3rd Canadian Workshop on Field-Programmable Devices"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629952"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534919"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2009.61"},{"article-title":"Routing with Frame Awareness to Minimize Device Programming Time and Test Cost","year":"2006","author":"young","key":"ref14"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"585","DOI":"10.1007\/978-3-540-45234-8_57","article-title":"Run-time Minimization of Reconfiguration Overhead in Dynamically Reconfigurable Systems","author":"resano","year":"2003","journal-title":"Proc Int Conf Field Programmable Logic and Applications"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380662"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707892"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"519","DOI":"10.1145\/1403375.1403500","article-title":"Task Scheduling with Configuration Prefetching and Anti-Fragmentation Techniques on Dynamically Reconfigurable Systems","author":"redaelli","year":"2008","journal-title":"Proceedings of Design Automation and Test in Europe"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2005.25"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2005.45"},{"journal-title":"Xilinx User Guide","article-title":"Virtex-4 FPGA Configuration User Guide","year":"2008","key":"ref4"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"975","DOI":"10.1007\/978-3-540-30117-2_110","article-title":"Automated Method to Generate Bitstream Intellectual Property Cores for Virtex FPGAs","author":"horta","year":"2004","journal-title":"Proc Int Conf Field Programmable Logic and Applications"},{"journal-title":"Xilinx User Guide","article-title":"Virtex-II Platform FPGA User Guide","year":"2007","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275121"},{"article-title":"Architecture and Method for Partially Reconfiguring an FPGA","year":"2003","author":"young","key":"ref29"},{"key":"ref5","article-title":"Benefits of Partial Reconfiguration","author":"kao","year":"2005","journal-title":"Xilinx Xc ell Journal"},{"key":"ref8","article-title":"Configuration Caching Techniques for FPGA","author":"li","year":"2000","journal-title":"Proc FPGAs for Custom Computing Machines"},{"key":"ref7","first-page":"47","article-title":"Incremental reconfiguration for pipelined applications","author":"schmit","year":"1997","journal-title":"Proc FPGAs for Custom Computing Machines"},{"year":"0","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624601"},{"key":"ref1","article-title":"Logic Synthesis and Optimization Benchmarks User Guide Version 3.0","author":"yang","year":"1991","journal-title":"Rep Microelectronics Center of North Carolina"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/RECONF.2006.307757"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"133","DOI":"10.1109\/ReConFig.2008.25","article-title":"Loop Transformations to Reduce the Dynamic FPGA Reconfiguration Overhead","author":"degryse","year":"2008","journal-title":"Proceedings of International Conference on Reconfigurable Computing and FPGAs"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1629435.1629480"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2007.51"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICESS.2008.20"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1128022.1128045"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.380"}],"event":{"name":"2010 IEEE 8th Symposium on Application Specific Processors (SASP)","start":{"date-parts":[[2010,6,13]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2010,6,14]]}},"container-title":["2010 IEEE 8th Symposium on Application Specific Processors (SASP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5507486\/5521134\/05521140.pdf?arnumber=5521140","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,14]],"date-time":"2021-11-14T15:06:21Z","timestamp":1636902381000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5521140\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/sasp.2010.5521140","relation":{},"subject":[],"published":{"date-parts":[[2010,6]]}}}