{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:01:56Z","timestamp":1729663316825,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/sasp.2010.5521143","type":"proceedings-article","created":{"date-parts":[[2010,12,2]],"date-time":"2010-12-02T15:22:39Z","timestamp":1291303359000},"page":"81-86","source":"Crossref","is-referenced-by-count":0,"title":["I-cache configurability for temperature reduction through replicated cache partitioning"],"prefix":"10.1109","author":[{"given":"Mathew","family":"Paul","sequence":"first","affiliation":[]},{"given":"Peter","family":"Petrov","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"151","DOI":"10.1109\/HPCA.2002.995706","article-title":"Exploiting Choice in Resizable Cache Design to Optimize Deep-Submicron Processor Energy-Delay","volume":"0","author":"yang","year":"2002","journal-title":"Symposium on High Performance Computer Architecture"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228844"},{"key":"ref12","first-page":"234","article-title":"A self-tuning configurable cache","author":"gordon-ross","year":"2007","journal-title":"Desien Automation Conference (DAC)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261387"},{"key":"ref14","article-title":"CACTI 5.3","author":"thoziyoor","year":"2008","journal-title":"Technical Report"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1145\/545214.545232","article-title":"Drowsy caches: simple techniques for reducing leakage power","author":"flautner","year":"2002","journal-title":"International Symposium on Computer Architecture (ISCA)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859635"},{"key":"ref6","first-page":"796","article-title":"Finding optimal L 1 cache configuration for embedded systems","author":"janapsatya","year":"2006","journal-title":"Proc Asia South Pacific Design Automation Conf (ASPDAC)"},{"key":"ref5","first-page":"283","article-title":"Thermal Management of On-Chip Caches Through Power Density Minimization","author":"ku","year":"2005","journal-title":"Micro"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086310"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.13"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339685"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/92.920821"}],"event":{"name":"2010 IEEE 8th Symposium on Application Specific Processors (SASP)","start":{"date-parts":[[2010,6,13]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2010,6,14]]}},"container-title":["2010 IEEE 8th Symposium on Application Specific Processors (SASP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5507486\/5521134\/05521143.pdf?arnumber=5521143","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,6]],"date-time":"2019-06-06T15:11:56Z","timestamp":1559833916000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5521143\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/sasp.2010.5521143","relation":{},"subject":[],"published":{"date-parts":[[2010,6]]}}}