{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T05:29:34Z","timestamp":1740806974106,"version":"3.38.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/sasp.2010.5521148","type":"proceedings-article","created":{"date-parts":[[2010,12,2]],"date-time":"2010-12-02T20:22:39Z","timestamp":1291321359000},"page":"36-43","source":"Crossref","is-referenced-by-count":1,"title":["Customized architectures for faster route finding in GPS-based navigation systems"],"prefix":"10.1109","author":[{"given":"Jason","family":"Loew","sequence":"first","affiliation":[]},{"given":"Dmitry","family":"Ponomarev","sequence":"additional","affiliation":[]},{"given":"Patrick H.","family":"Madden","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ISCA.1993.698569"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/MC.2008.209"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/1250662.1250686"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/MICRO.2007.41"},{"year":"2009","journal-title":"M-sim The Multi-threaded Simulator Version 3 0","key":"ref14"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1137\/1.9781611972870.3"},{"key":"ref16","doi-asserted-by":"crossref","DOI":"10.1145\/605397.605399","article-title":"Transactional lock-free execution of lock-based programs","author":"rajwar","year":"2002","journal-title":"Proc 10th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/MM.2006.11"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/HPCA.2001.903250"},{"key":"ref19","article-title":"Fundamental performance challenges in horizontal fusion of in-order cores","author":"salvedra","year":"2008","journal-title":"Proc HPCA"},{"year":"2001","author":"cormen","article-title":"Introduction to Algorithm","key":"ref4"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1145\/1394608.1382155","article-title":"Veal: Virtualized execution accelerator for loops","author":"clark","year":"2008","journal-title":"Proc International Symposium on Computer Architecture (ISCA)"},{"year":"2006","journal-title":"The 9th DIMACS Implementation Challenge on Shortest Paths","key":"ref6"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1007\/BF01386390"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/MC.2005.379"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/1555754.1555813"},{"key":"ref2","first-page":"83","article-title":"Buckets, heaps, lists, and monotone priority queues","author":"cherkassky","year":"1997","journal-title":"Proc Symposium on Discrete Algorithms"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1145\/1391469.1391473"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1145\/1465482.1465560"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"414","DOI":"10.1145\/223982.224451","article-title":"Multiscalar processors","author":"sohi","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1145\/316542.316548"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1145\/1508244.1508274"},{"key":"ref24","first-page":"172","article-title":"Understanding the backward slices of performance degrading instructions","author":"zilles","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/HPCA.2007.346182"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/ISCA.2001.937426"}],"event":{"name":"2010 IEEE 8th Symposium on Application Specific Processors (SASP)","start":{"date-parts":[[2010,6,13]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2010,6,14]]}},"container-title":["2010 IEEE 8th Symposium on Application Specific Processors (SASP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5507486\/5521134\/05521148.pdf?arnumber=5521148","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,28]],"date-time":"2025-02-28T11:29:33Z","timestamp":1740742173000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5521148\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/sasp.2010.5521148","relation":{},"subject":[],"published":{"date-parts":[[2010,6]]}}}