{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:48:53Z","timestamp":1725612533295},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/sasp.2010.5521150","type":"proceedings-article","created":{"date-parts":[[2010,12,2]],"date-time":"2010-12-02T15:22:39Z","timestamp":1291303359000},"page":"22-29","source":"Crossref","is-referenced-by-count":3,"title":["A hardware pipeline for accelerating ray traversal algorithms on streaming processors"],"prefix":"10.1109","author":[{"given":"Michael","family":"Steffen","sequence":"first","affiliation":[]},{"given":"Joseph","family":"Zambreno","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1201\/9781439864449","article-title":"Realistic Ray Tracing","author":"shirley","year":"2003"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1572769.1572771"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1572769.1572772"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1198555.1198798"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1071866.1071869"},{"key":"ref15","first-page":"167","article-title":"Interactive kd tree GPU raytracing","author":"horn","year":"2007","journal-title":"Proceedings of Interactive 3D Graphics and Games"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1111\/j.1467-8659.2008.01261.x"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1399504.1360617"},{"journal-title":"Nvidia","article-title":"NVIDIA CUDA Compute Unified Device Architecture Programming Guide 1.0","year":"2007","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771789"},{"journal-title":"Nvidia","article-title":"NVIDIA Compute PTX: Parallel Thread Execution ISA 1.1","year":"2007","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1572769.1572792"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"article-title":"An introduction to ray tracing","year":"1989","author":"glassner","key":"ref3"},{"journal-title":"Radius-CUDA","year":"2008","author":"segovia","key":"ref6"},{"key":"ref29","article-title":"Realtime Ray Tracing and Interactive Global Illumination","author":"wald","year":"2004","journal-title":"Computer Graphics Group"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/358876.358882"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1198555.1198758"},{"key":"ref7","article-title":"Interactive ray tracing with CUDA","author":"luebke","year":"2008","journal-title":"NVIDIA Technical Presentation SIGGRAPH"},{"article-title":"Physically Based Rendering: From Theory to Implementation","year":"2004","author":"pharr","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/361002.361007"},{"article-title":"Advanced Global Illumination","year":"2002","author":"dutre","key":"ref1"},{"key":"ref20","first-page":"27","article-title":"SaarCOR: a hardware architecture for ray tracing","author":"schmittler","year":"2002","journal-title":"Proc Graphics Hardware Conf"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1073204.1073211"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"95","DOI":"10.1145\/1058129.1058143","article-title":"Real-time ray tracing of dynamic scenes on an FPGA chip","author":"schmittler","year":"2004","journal-title":"Proc Graphics Hardware Conf"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2008.4570794"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/RT.2006.280209"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.37"},{"key":"ref25","first-page":"101","article-title":"Design and evaluation of a hardware accelerated ray tracing data structure","author":"steffen","year":"2009","journal-title":"Proc Theory and Practice of Computer Graphics Conf"}],"event":{"name":"2010 IEEE 8th Symposium on Application Specific Processors (SASP)","start":{"date-parts":[[2010,6,13]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2010,6,14]]}},"container-title":["2010 IEEE 8th Symposium on Application Specific Processors (SASP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5507486\/5521134\/05521150.pdf?arnumber=5521150","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,14]],"date-time":"2021-11-14T10:05:54Z","timestamp":1636884354000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5521150\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/sasp.2010.5521150","relation":{},"subject":[],"published":{"date-parts":[[2010,6]]}}}