{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:12:24Z","timestamp":1729649544993,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/sasp.2010.5521151","type":"proceedings-article","created":{"date-parts":[[2010,12,2]],"date-time":"2010-12-02T15:22:39Z","timestamp":1291303359000},"page":"30-35","source":"Crossref","is-referenced-by-count":4,"title":["Ultra low energy Domain Specific Instruction-set Processor for on-line surveillance"],"prefix":"10.1109","author":[{"given":"D.","family":"Novo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Kritikakou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Raghavan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Van der Perre","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Huisken","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Catthoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"330","DOI":"10.1109\/TEC.1959.5222693","article-title":"The CORDIC Trigonometric Computing Technique","volume":"ec 8","author":"volder","year":"1959","journal-title":"IRE Trans Electronic Computing"},{"key":"ref3","first-page":"512583","volume":"19","author":"behrooz","year":"2000","journal-title":"Computer Arithmetic Algorithms and Hardware Designs"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364435"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.168"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1155\/2008\/242584"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/92.645068"},{"key":"ref12","first-page":"32","article-title":"Trimaran: An infrastructure for research in instruction-level parallelism","volume":"3602","author":"chakrapani","year":"2005","journal-title":"LNCS"},{"journal-title":"Implementing SIMD in Software","year":"2006","key":"ref8"},{"journal-title":"TMS320C64x\/C64x+ DSP CPU and Instruction Set Reference Guide","year":"2006","key":"ref7"},{"key":"ref2","first-page":"72","article-title":"Binary arithmetic","volume":"1","author":"reitwiesner","year":"1960","journal-title":"Advances in Computers"},{"journal-title":"AnySP anytime anywhere anyway signal processing","year":"2009","author":"woh","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.13031\/2013.20462"}],"event":{"name":"2010 IEEE 8th Symposium on Application Specific Processors (SASP)","start":{"date-parts":[[2010,6,13]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2010,6,14]]}},"container-title":["2010 IEEE 8th Symposium on Application Specific Processors (SASP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5507486\/5521134\/05521151.pdf?arnumber=5521151","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T12:47:50Z","timestamp":1497876470000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5521151\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/sasp.2010.5521151","relation":{},"subject":[],"published":{"date-parts":[[2010,6]]}}}