{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T03:09:34Z","timestamp":1725678574729},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/sasp.2010.5521153","type":"proceedings-article","created":{"date-parts":[[2010,12,2]],"date-time":"2010-12-02T20:22:39Z","timestamp":1291321359000},"page":"16-21","source":"Crossref","is-referenced-by-count":16,"title":["Processor accelerator for AES"],"prefix":"10.1109","author":[{"given":"Ruby B.","family":"Lee","sequence":"first","affiliation":[]},{"family":"Yu-Yuan Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"271","article-title":"Cache Based Remote Timing Attack on the AES","author":"acii\u00e7mez","year":"2007","journal-title":"The Cryptographers' Track at the RSA Conference CT-RSA"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"201","DOI":"10.1007\/11894063_16","article-title":"Cache-Collision Timing Attacks Against AES","author":"bonneau","year":"2006","journal-title":"Cryptographic Hardware and Embedded Systems-CHES"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250723"},{"year":"2006","key":"ref13","article-title":"Intel 64 and IA-32 Architectures Software Developers Manual Volume 2b: Instruction Set Reference"},{"year":"2007","key":"ref14","article-title":"Power ISA Version 2.04"},{"article-title":"CACTI 5.3","year":"0","author":"labs","key":"ref15"},{"key":"ref16","first-page":"1","article-title":"Faster and Timing-Attack Resistant AES-GCM","author":"k\u00e4sper","year":"2009","journal-title":"Proceedings of the 11th International Workshop on Cryptographic Hardware and Embedded Systems"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/951736.951738"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1057661.1057677"},{"key":"ref19","first-page":"334","article-title":"Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs","author":"standaert","year":"2003","journal-title":"Cryptographic Hardware and Embedded Systems-CHES"},{"key":"ref4","article-title":"New AES Software Speed Records","author":"bernstein","year":"2008","journal-title":"Cryptology ePrint Archive Report"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"270","DOI":"10.1007\/11894063_22","article-title":"Instruction Set Extensions for Efficient AES Implementation on 32-bit Processors","author":"tillich","year":"2006","journal-title":"Cryptographic Hardware and Embedded Systems-CHES"},{"journal-title":"NIST","article-title":"FIPS-197: Advanced Encryption Standard","year":"2001","key":"ref6"},{"article-title":"IA-64 ISA artwork version 1.2","year":"0","author":"polyakov","key":"ref5"},{"journal-title":"The Openssl Project","year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04722-4","article-title":"The Design of Rijndael","author":"daemen","year":"2002"},{"key":"ref2","article-title":"White Paper: Advanced Encryption Standard (AES) Instruction Set","author":"gueron","year":"2008","journal-title":"Intel Mobility Group Israel Development Center"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2005.49"},{"article-title":"Cache Missing for Fun and Profit","year":"2005","author":"percival","key":"ref9"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"465","DOI":"10.1109\/ACSSC.2004.1399176","article-title":"An efficient 21.56 Gbps AES implementation on FPGA","author":"zhang","year":"2004","journal-title":"Signals Systems and Computers Conference Record of the Thirty-Eighth Asilomar Conference on"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161242"},{"key":"ref21","first-page":"195","article-title":"Practical symmetric key cryptography on modern graphics hardware","author":"harrison","year":"2008","journal-title":"Proceedings of The 17th Conference on Security Symposium"}],"event":{"name":"2010 IEEE 8th Symposium on Application Specific Processors (SASP)","start":{"date-parts":[[2010,6,13]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2010,6,14]]}},"container-title":["2010 IEEE 8th Symposium on Application Specific Processors (SASP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5507486\/5521134\/05521153.pdf?arnumber=5521153","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,6]],"date-time":"2019-06-06T19:11:54Z","timestamp":1559848314000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5521153\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/sasp.2010.5521153","relation":{},"subject":[],"published":{"date-parts":[[2010,6]]}}}