{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:21:06Z","timestamp":1725614466926},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/sasp.2011.5941071","type":"proceedings-article","created":{"date-parts":[[2011,7,8]],"date-time":"2011-07-08T17:47:26Z","timestamp":1310147246000},"page":"8-15","source":"Crossref","is-referenced-by-count":2,"title":["TARCAD: A template architecture for reconfigurable accelerator designs"],"prefix":"10.1109","author":[{"given":"Muhammad","family":"Shafiq","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Miquel","family":"Pericas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nacho","family":"Navarro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eduard","family":"Ayguade","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Row-interleaved streaming data flow implementation of Sparse Matrix Vector Multiplication in FPGA","author":"dickov","year":"2010","journal-title":"4th Workshop on Reconfigurable Computing WRC-2010"},{"key":"ref11","article-title":"High Performance Computing Using FPGAs","author":"sundararajan","year":"0","journal-title":"WP (Xilinx) WP375 (vl O) September 10 2010"},{"journal-title":"Tesla C2050 Performance Benchmarks Nvidia","year":"2010","key":"ref12"},{"journal-title":"NVIDIA CUDASW++ on Tesla GPUs","year":"2010","key":"ref13"},{"key":"ref14","article-title":"Efficient sparse matrix-vector multiplication on cuda","author":"bell","year":"2008","journal-title":"NVidia Technical Report NVR-2008–004"},{"journal-title":"Reconfigurable Computing The Theory and Practice of FPGA-Based Computation","year":"2007","author":"hauck","key":"ref15"},{"key":"ref16","doi-asserted-by":"crossref","DOI":"10.1145\/307338.300982","article-title":"Piperench: a co\/processor for streaming multimedia acceleration","author":"goldstein","year":"1999","journal-title":"Proc 26th Annu Int Symp Comput Archit"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419853"},{"key":"ref18","article-title":"AD RES Architecture - Reconfigurable Array Processor","author":"bormans","year":"2006","journal-title":"Chip Design Magazine"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1023\/A:1024499601571"},{"key":"ref4","article-title":"Reconfigurable Memory Controller with Programmable Pattern Support","author":"hussain","year":"2011","journal-title":"HiPEAC WRC"},{"key":"ref3","article-title":"A Template System for the Effcient Compilation of Domain Abstractions onto Reconfigurable Computers","author":"shafiq","year":"2011","journal-title":"HiPEAC WRC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2010.144"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.111"},{"key":"ref8","article-title":"A Systolic Array Architecture for the Smith-Waterman Algorithm with High Performance Cell Design","author":"hasan","year":"0","journal-title":"Proc of IADIS Eu Con! on Data Mining 2008"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377644"},{"journal-title":"GAUT High-Level Synthesis Tool from C to RTL","year":"0","author":"coussy","key":"ref2"},{"journal-title":"Xilinx ISE Design Suite CORE Generator IP Updates","year":"0","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1880043.1880044"},{"key":"ref20","article-title":"Operating System Interfaces: Bridging the Gap between CPU and FPGA Accelerators","author":"keirn","year":"2007","journal-title":"Intl Symp on FPGAs"},{"journal-title":"Reconfigurable Application-Specific Computer User's Guide","year":"2008","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.115"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821545"},{"key":"ref23","article-title":"The Convey HC-l: The Worlds First Hybrid-Core Computer","author":"corporation","year":"0","journal-title":"HCl- Data Sheet 2008"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.104"}],"event":{"name":"2011 IEEE 9th Symposium on Application Specific Processors (SASP)","start":{"date-parts":[[2011,6,5]]},"location":"San Diego, CA, USA","end":{"date-parts":[[2011,6,6]]}},"container-title":["2011 IEEE 9th Symposium on Application Specific Processors (SASP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5934629\/5941068\/05941071.pdf?arnumber=5941071","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T23:00:11Z","timestamp":1497913211000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5941071\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/sasp.2011.5941071","relation":{},"subject":[],"published":{"date-parts":[[2011,6]]}}}