{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,16]],"date-time":"2025-04-16T06:13:39Z","timestamp":1744784019684,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/sbcci.2003.1232805","type":"proceedings-article","created":{"date-parts":[[2004,1,23]],"date-time":"2004-01-23T23:33:03Z","timestamp":1074900783000},"page":"47-52","source":"Crossref","is-referenced-by-count":9,"title":["Combining retiming and recycling to optimize the performance of synchronous circuits"],"prefix":"10.1109","author":[{"given":"L.P.","family":"Carloni","sequence":"first","affiliation":[]},{"given":"A.L.","family":"Sangiovanni-Vincentelli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"86","article-title":"Optimizing Synchronous Circuitry by Retiming","author":"leiserson","year":"1983","journal-title":"Advanced Research in VLSI Proc of the Third Caltech Conf"},{"key":"ref11","first-page":"41","article-title":"Optimizing Synchronous Systems","volume":"1","author":"leiserson","year":"1983","journal-title":"JournaL o fVLSJ and Computer Systems"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/2.612245"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/113379.113410"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(97)00002-3"},{"key":"ref16","first-page":"226","article-title":"Efficient Implementation of Retiming","author":"shenoy","year":"1994","journal-title":"Proc Inti Conf on Computer-Aided Design"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503075"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/5.920579"},{"key":"ref19","first-page":"177","article-title":"Post-Placement C-slow Retiming for the Xilinx Virtex FPGA","author":"weaver","year":"2003","journal-title":"Proc Inti Conf Symp on FPGAs"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/71.655240"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/502175.502180"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337441"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.945302"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277139"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/71.640018"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727024"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1995.499187"},{"journal-title":"Area-efficient VLSI computation","year":"1983","author":"leiserson","key":"ref9"}],"event":{"name":"16th Symposium on Integrated Circuits and Systems Design. SBCCI 2003","acronym":"SBCCI-03","location":"Sao Paulo, Brazil"},"container-title":["16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8726\/27627\/01232805.pdf?arnumber=1232805","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T14:41:10Z","timestamp":1489416070000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1232805\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/sbcci.2003.1232805","relation":{},"subject":[]}}