{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:22:41Z","timestamp":1729650161346,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/sbcci.2003.1232808","type":"proceedings-article","created":{"date-parts":[[2004,1,24]],"date-time":"2004-01-24T04:33:03Z","timestamp":1074918783000},"page":"65-70","source":"Crossref","is-referenced-by-count":2,"title":["A new pipelined array architecture for signed multiplication"],"prefix":"10.1109","author":[{"given":"E.","family":"Costa","sequence":"first","affiliation":[]},{"given":"S.","family":"Bampi","sequence":"additional","affiliation":[]},{"given":"J.","family":"Monteiro","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Computer Arithmetic - Principles Architecture and Design","year":"1979","author":"hwang","key":"ref10"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"264","DOI":"10.1145\/313817.313942","article-title":"Inverse polarity techniques for high-speed\/low-power multipliers","author":"meier","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/357360.357366"},{"key":"ref13","first-page":"383","article-title":"A Data-Path Multiplier with Automatic Pipeline Stages","volume":"25","author":"asato","year":"1990","journal-title":"IEEE JSSC"},{"key":"ref14","first-page":"139","article-title":"A low power 16 by 16 multiplier using transition reduction circuitry","author":"lemmonds","year":"1994","journal-title":"International Worshop on Low Power Design"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1995.470365"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1093\/qjmam\/4.2.236"},{"key":"ref17","first-page":"1535","article-title":"Circuit Techniques for Low-Power High-Performance Multipliers","volume":"31","author":"khater","year":"1996","journal-title":"IEEE JSSC"},{"key":"ref18","article-title":"SIS: A System for Sequential Circuit Synthesis","author":"sentovich","year":"1992","journal-title":"Technical Report"},{"key":"ref19","first-page":"79","article-title":"SLS: An Efficient Switch-Level Timing Simulator Using Min-Max Voltage Waveforms","author":"genderen","year":"1989","journal-title":"VLSI conference"},{"key":"ref4","first-page":"637","article-title":"Modified Booth 1's Complement and Modulo 2n-1 Multipliers","volume":"2","author":"efstathiou","year":"2000","journal-title":"IEEE International Conference on Electronics Circuits and Systems"},{"key":"ref3","first-page":"53","article-title":"A Hybrid Radix-4\/Radix-8 Low Power, High Speed Multiplier Architecture for Wide Bit Widths","volume":"4","author":"cherkauer","year":"1996","journal-title":"IEEE ISCAS"},{"key":"ref6","first-page":"571","article-title":"A Painless Way to Reduce Power by Over 18% in Booth-Encoded Carry-Save Array Multipliers for DSP","author":"yu","year":"2000","journal-title":"Workshop on Signal Processing Systems"},{"key":"ref5","first-page":"345","article-title":"Design and Implementation of a 16 by 16 Low-Power 2s Complement Multiplier","author":"goldovsky","year":"2000","journal-title":"IEEE ISCAS"},{"key":"ref8","first-page":"1429","article-title":"On Area-Efficient Low Power Array Multipliers","author":"wang","year":"2001","journal-title":"The 8th IEEE International Conference on Electronics Circuits and Systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2001.930100"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.1994.471512"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263830"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2355-0"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICWSI.1993.255270"}],"event":{"name":"16th Symposium on Integrated Circuits and Systems Design. SBCCI 2003","acronym":"SBCCI-03","location":"Sao Paulo, Brazil"},"container-title":["16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8726\/27627\/01232808.pdf?arnumber=1232808","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T03:18:34Z","timestamp":1497583114000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1232808\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/sbcci.2003.1232808","relation":{},"subject":[]}}