{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,24]],"date-time":"2025-09-24T10:24:10Z","timestamp":1758709450749},"reference-count":10,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/sbcci.2003.1232810","type":"proceedings-article","created":{"date-parts":[[2004,1,23]],"date-time":"2004-01-23T23:33:03Z","timestamp":1074900783000},"page":"79-84","source":"Crossref","is-referenced-by-count":5,"title":["Towards a high-level synthesis of reconfigurable bit-serial architectures"],"prefix":"10.1109","author":[{"given":"A.","family":"Rettberg","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Dittmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Zanella","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Lehmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IWRSP.2000.855207"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2001.953019"},{"key":"ref10","article-title":"A Bit-Serial Approach","author":"renshaw","year":"1985","journal-title":"VLSI Signal Processing"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2001.953000"},{"key":"ref5","article-title":"Re-Configurable Multiplier Units of the Asynchronous FLYSIG Architecture","author":"rettberg","year":"2002","journal-title":"Proc 10th NASA Symp VLSI Design"},{"key":"ref8","article-title":"A New Approach of a Self-Timed Bit-Serial Synchronous Pipeline Architecture","author":"achim","year":"2003","journal-title":"Proc IEEE Workshop Rapid System Prototyping"},{"key":"ref7","article-title":"A Fully Self-Timed Bit-Serial Pipeline Architecture for Embedded Systems","author":"achim","year":"2003","journal-title":"Proc Conf Design Autom Test (DATE)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/AIM.2001.936840"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3966-7"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2002.1000291"}],"event":{"name":"16th Symposium on Integrated Circuits and Systems Design. SBCCI 2003","acronym":"SBCCI-03","location":"Sao Paulo, Brazil"},"container-title":["16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8726\/27627\/01232810.pdf?arnumber=1232810","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T15:07:06Z","timestamp":1489417626000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1232810\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/sbcci.2003.1232810","relation":{},"subject":[]}}