{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T11:41:21Z","timestamp":1725536481963},"reference-count":19,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/sbcci.2003.1232843","type":"proceedings-article","created":{"date-parts":[[2004,1,23]],"date-time":"2004-01-23T23:33:03Z","timestamp":1074900783000},"page":"289-294","source":"Crossref","is-referenced-by-count":0,"title":["Dynamic reconfiguration behavior using generic FPGAs and FPIDs"],"prefix":"10.1109","author":[{"given":"R.L.","family":"Zuim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.J.N.C.","family":"Junior","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.F.E.","family":"Moreira","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.O.","family":"Fernandes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.M.","family":"da Mata","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.C.","family":"da Silva","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"75","article-title":"Hardware\/Software: Principles and Practice","author":"staunstrup","year":"1997"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3572-0"},{"journal-title":"Xilinx","article-title":"The programmable logic Data Book","year":"1998","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564749"},{"year":"1996","key":"ref14","article-title":"Minimal IrDA Protocol Implementation (IrDA Lite)"},{"year":"2000","key":"ref15","article-title":"Infineon Technologies AG"},{"journal-title":"Nallatech","year":"0","key":"ref16"},{"year":"0","key":"ref17"},{"year":"0","key":"ref18"},{"key":"ref19","article-title":"Interconnection Networks Enable Fine-Graine Dynamic Multi-Tasking on FPGAs","author":"marescaux","year":"2002","journal-title":"FPL 2002"},{"journal-title":"App Notice","article-title":"Using PSID′s in FPGA-based Prototyping","year":"1997","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-009-0187-2"},{"article-title":"Resource Pools: An abstraction for configurable computing codesign","year":"1996","author":"peterson","key":"ref6"},{"key":"ref5","article-title":"Implementation and Evaluation of Prototype Reconfigurable Router","author":"hess","year":"1999","journal-title":"Presented attn the FCCM Conference"},{"year":"0","key":"ref8"},{"article-title":"The VHDL cookbook","year":"1990","author":"ashenden","key":"ref7"},{"key":"ref2","article-title":"Splash 2 FPGAs in Custom Computing Machine","author":"buell","year":"1996","journal-title":"IEEE Computer Society Press"},{"journal-title":"Aptix Corporation product folder","year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707886"}],"event":{"name":"16th Symposium on Integrated Circuits and Systems Design. SBCCI 2003","acronym":"SBCCI-03","location":"Sao Paulo, Brazil"},"container-title":["16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8726\/27627\/01232843.pdf?arnumber=1232843","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T14:32:21Z","timestamp":1489415541000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1232843\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/sbcci.2003.1232843","relation":{},"subject":[]}}