{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:04:33Z","timestamp":1729616673877,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/sbcci.2003.1232847","type":"proceedings-article","created":{"date-parts":[[2004,1,23]],"date-time":"2004-01-23T23:33:03Z","timestamp":1074900783000},"page":"317-322","source":"Crossref","is-referenced-by-count":2,"title":["Digital background calibration technique for pipeline ADCs with multi-bit stages"],"prefix":"10.1109","author":[{"given":"A.J.","family":"Gines","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.J.","family":"Peralias","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Rueda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.735531"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804327"},{"key":"ref12","first-page":"96","article-title":"Adaptative switching circuits","author":"widrow","year":"1960","journal-title":"IRE Wescon Conv Record"},{"article-title":"Autocalibración Digital y Autotest en Convertidores A\/D Multietapas","year":"1999","author":"eduardo","key":"ref13"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.643645"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"102","DOI":"10.1109\/82.554434","article-title":"Background digital calibration techniques for pipelined ADCs","volume":"44","author":"moon","year":"1997","journal-title":"IEEE Trans on Circuits and Systems II Analog and Digital Signal Processing"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.953477"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.808906"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1992.230120"},{"key":"ref7","first-page":"408","article-title":"Back-ground digital error correction technique for pipelined analog-digital converters","volume":"1","author":"sonkusale","year":"2001","journal-title":"Circuits and Systems ISCAS"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.735532"},{"key":"ref1","article-title":"A Low-Power 14-b 5 MS\/s CMOS Pipeline ADC with Background Analog Self-Calibration","author":"goes","year":"0","journal-title":"ESSCIRC' 2000"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.735531"}],"event":{"name":"16th Symposium on Integrated Circuits and Systems Design. SBCCI 2003","acronym":"SBCCI-03","location":"Sao Paulo, Brazil"},"container-title":["16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8726\/27627\/01232847.pdf?arnumber=1232847","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,4,9]],"date-time":"2018-04-09T00:57:30Z","timestamp":1523235450000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1232847\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/sbcci.2003.1232847","relation":{},"subject":[]}}