{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:06:26Z","timestamp":1729609586273,"version":"3.28.0"},"reference-count":37,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/sbcci.2012.6344424","type":"proceedings-article","created":{"date-parts":[[2012,11,15]],"date-time":"2012-11-15T12:13:49Z","timestamp":1352981629000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Design-oriented delay model for CMOS inverter"],"prefix":"10.1109","author":[{"given":"Felipe S.","family":"Marranghello","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andre I.","family":"Reis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renato P.","family":"Ribas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","first-page":"635","volume":"37","author":"benfdila","year":"2006","journal-title":"On the drain current saturation in short channel MOSFETs Microelectronics Journal"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537712"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/43.992767"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2000.876034"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228857"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2011.6122371"},{"key":"ref35","first-page":"5","article-title":"Tree-based transistor topology extraction algorithm for library-free logic synthesis","author":"xue","year":"2004"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.604081"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.658636"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/81.662699"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.736655"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/82.877142"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.830692"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20041016"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.48"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118433"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2024245"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052168"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.857400"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.5953"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.293109"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/43.736183"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/16.75219"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.400428"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.310902"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270271"},{"key":"ref1","first-page":"627","article-title":"Switching response of complementary symmetry MOS transistor logic circuits","volume":"25","author":"burns","year":"1964","journal-title":"RCA Rev"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1996.542014"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035539"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/4.68126"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"1027","DOI":"10.1109\/43.35557","article-title":"An accurate and efficient delay time modeling for MOS logic circuits using polynomial approximation","volume":"8","author":"jun","year":"1989","journal-title":"Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/43.759070"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/43.317470"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804088"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.851992"}],"event":{"name":"2012 25th Symposium on Integrated Circuits and Systems Design (SBCCI)","start":{"date-parts":[[2012,8,30]]},"location":"Brasilia, Brazil","end":{"date-parts":[[2012,9,2]]}},"container-title":["2012 25th Symposium on Integrated Circuits and Systems Design (SBCCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6337025\/6344418\/06344424.pdf?arnumber=6344424","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T22:43:52Z","timestamp":1497998632000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6344424\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/sbcci.2012.6344424","relation":{},"subject":[],"published":{"date-parts":[[2012,8]]}}}