{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T19:17:36Z","timestamp":1725477456840},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/sbcci.2012.6344452","type":"proceedings-article","created":{"date-parts":[[2012,11,15]],"date-time":"2012-11-15T17:13:49Z","timestamp":1352999629000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["NSP kernel finder - A methodology to find and to build non-series-parallel transistor arrangements"],"prefix":"10.1109","author":[{"given":"Vinicius N.","family":"Possani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Felipe S.","family":"Marques","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leomar S.","family":"da Rosa Junior","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vinicius","family":"Callegaro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andre I.","family":"Reis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renato P.","family":"Ribas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/81.238345"},{"key":"ref11","first-page":"93","article-title":"A Comparative Study of CMOS Gates with Minimum Transistor Stacks","author":"da","year":"2007","journal-title":"In 20th ACM Symp on Integrated Circuits and Systems Design"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-012-9874-z"},{"key":"ref13","first-page":"199","author":"poli","year":"2003","journal-title":"15th Integrated Circuits and Systems Design Symp"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.895248"},{"key":"ref15","first-page":"419","article-title":"Efficient method to compute minimum decision chains of Boolean functions","author":"martins","year":"2012","journal-title":"Great Lakes VLSI Symposium"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/12.954508"},{"key":"ref17","first-page":"324","article-title":"Switch Level Optimization of Digital CMOS Gate Networks","author":"da","year":"2009","journal-title":"IEEE Int Symp Quality Electronic Design"},{"key":"ref18","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","article-title":"Logic Minimization Algorithms for VLSI Synthesis","author":"brayton","year":"1984"},{"key":"ref19","article-title":"Table of four-relay contact networks","author":"moore","year":"1958","journal-title":"The Logical Design of Electrical Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045084"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.800518"},{"key":"ref6","first-page":"137","author":"da","year":"2006","journal-title":"In 19th A CM Symp on Integrated Circuits and Systems Design"},{"key":"ref5","article-title":"Synthesis for Nanometer Technologies","author":"rupesh","year":"2004","journal-title":"thesis"},{"key":"ref8","article-title":"SIS: A system for sequential circuit synthesis","author":"sentovich","year":"1992","journal-title":"EECS Department University of California Berkeley Tech Rep"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.dam.2008.02.011"},{"key":"ref2","first-page":"262","article-title":"Accurate total static leakage current estimation in transistor stacks","author":"ai-hertani","year":"2006","journal-title":"in Proc Int Con! on Computer Systems and Applications"},{"key":"ref1","first-page":"5649","article-title":"BDD Decomposition for Mixed CMOS\/PTL","author":"lai","year":"2005","journal-title":"Logic Circuit Synthesis In IEEE Int Symp on Circuits and Systems"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647772"},{"key":"ref20","article-title":"CMOS logic gate generation and optimization by exploring predefined switch networks","author":"da silva","year":"2011","journal-title":"in 11 th Microelectronics Students Forum"}],"event":{"name":"2012 25th Symposium on Integrated Circuits and Systems Design (SBCCI)","start":{"date-parts":[[2012,8,30]]},"location":"Brasilia, Brazil","end":{"date-parts":[[2012,9,2]]}},"container-title":["2012 25th Symposium on Integrated Circuits and Systems Design (SBCCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6337025\/6344418\/06344452.pdf?arnumber=6344452","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T02:43:50Z","timestamp":1498013030000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6344452\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/sbcci.2012.6344452","relation":{},"subject":[],"published":{"date-parts":[[2012,8]]}}}