{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,6]],"date-time":"2026-05-06T15:40:56Z","timestamp":1778082056952,"version":"3.51.4"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/sbcci.2013.6644863","type":"proceedings-article","created":{"date-parts":[[2013,10,30]],"date-time":"2013-10-30T20:12:39Z","timestamp":1383163959000},"page":"1-6","source":"Crossref","is-referenced-by-count":31,"title":["Power consumption analysis in static CMOS gates"],"prefix":"10.1109","author":[{"given":"Alberto","family":"Wiltgen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kim A.","family":"Escobar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andre I.","family":"Reis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renato P.","family":"Ribas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","year":"0"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/43.863642"},{"key":"11","author":"rabaey","year":"2003","journal-title":"Digital IntegratedCircuits A Design Perspective"},{"key":"12","article-title":"Gate oxideleakage and subthreshold current analysis in different cmostechnologies","author":"escobar","year":"2011","journal-title":"11th Microeletronics Students Forum"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052168"},{"key":"2","author":"weste","year":"2011","journal-title":"CMOS VLSI Design A Circuits Andsystems Perspective"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.126534"},{"key":"10","author":"sutherland","year":"1999","journal-title":"Logical Effort Designing FastCMOS Circuits"},{"key":"7","first-page":"615","article-title":"Short-circuit energy dissipation model for sub-100 nmCMOS buffers","author":"bisdunis","year":"2010","journal-title":"17th IEEE Int Conf on Electronics Circuits AndSystems (ICECS)"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/81.331533"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"4","doi-asserted-by":"crossref","first-page":"180","DOI":"10.1109\/43.184856","article-title":"Comments on a modulegenerator for optimized CMOS buffers","volume":"12","author":"hedenstierna","year":"1993","journal-title":"IEEE Trans Computer-AidedDesign"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2010.03.003"},{"key":"8","doi-asserted-by":"crossref","first-page":"363","DOI":"10.1109\/TCAD.2004.842810","article-title":"Accurate estimationof total leakage in nanometer-scale bulk cmos circuits based ondevice geometry and doping profile","volume":"24","author":"mukhodadhyay","year":"2005","journal-title":"IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems"}],"event":{"name":"2013 26th Symposium on Integrated Circuits and Systems Design (SBCCI)","location":"Curitiba, Brazil","start":{"date-parts":[[2013,9,2]]},"end":{"date-parts":[[2013,9,6]]}},"container-title":["2013 26th Symposium on Integrated Circuits and Systems Design (SBCCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6634599\/6644849\/06644863.pdf?arnumber=6644863","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T21:07:35Z","timestamp":1498079255000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6644863\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/sbcci.2013.6644863","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}