{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T01:05:40Z","timestamp":1725498340608},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/sbcci.2013.6644865","type":"proceedings-article","created":{"date-parts":[[2013,10,31]],"date-time":"2013-10-31T00:12:39Z","timestamp":1383178359000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["H2A: A hardened asynchronous network on chip"],"prefix":"10.1109","author":[{"given":"Julian","family":"Pontes","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ney","family":"Calazans","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pascal","family":"Vivet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2156436"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/12.73583"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2009.21"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2007.24"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2010.5784676"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2008.37"},{"key":"3","first-page":"134","author":"chapiro","year":"1984","journal-title":"Globally-Asynchronous Locally Synchronous Systems"},{"key":"2","first-page":"35","article-title":"Glitch sensitivity and defense ofquasi delay insensitive network-on-chip links","author":"bainbridge","year":"2009","journal-title":"ASYNC '09"},{"key":"1","first-page":"765","article-title":"An error-correcting unordered codeand hardware support for robust asynchronous global communication","author":"agyekum","year":"2011","journal-title":"DATE'11"},{"key":"10","first-page":"224","article-title":"An accurate single event upsetdigital design flow for reliable system level design","author":"pontes","year":"2012","journal-title":"DATE'12"},{"key":"7","first-page":"156","article-title":"SEU-tolerant QDI circuits","author":"jang","year":"2005","journal-title":"ASYNC'05"},{"year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.128"},{"key":"4","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1145\/1999946.1999991","article-title":"Reconfiguration of a 3GPP-LTEtelecommunication application on a 22-core NoC-based system-onchip","author":"clermidy","year":"2011","journal-title":"NOCS'11"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.104"},{"key":"8","first-page":"337","author":"mukherjee","year":"2008","journal-title":"Architecture Design for Soft Errors"}],"event":{"name":"2013 26th Symposium on Integrated Circuits and Systems Design (SBCCI)","start":{"date-parts":[[2013,9,2]]},"location":"Curitiba, Brazil","end":{"date-parts":[[2013,9,6]]}},"container-title":["2013 26th Symposium on Integrated Circuits and Systems Design (SBCCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6634599\/6644849\/06644865.pdf?arnumber=6644865","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T01:07:35Z","timestamp":1498093655000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6644865\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/sbcci.2013.6644865","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}