{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T13:29:40Z","timestamp":1730294980818,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1109\/sbcci.2016.7724046","type":"proceedings-article","created":{"date-parts":[[2016,11,2]],"date-time":"2016-11-02T19:26:19Z","timestamp":1478114779000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["A standard cell characterization flow for non-standard voltage supplies"],"prefix":"10.1109","author":[{"given":"Matheus","family":"Gibiluka","sequence":"first","affiliation":[]},{"given":"Matheus Trevisan","family":"Moreira","sequence":"additional","affiliation":[]},{"given":"Walter Lau","family":"Neto","sequence":"additional","affiliation":[]},{"given":"Ney Laert Vilar","family":"Calazans","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852658"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344181"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"journal-title":"Inc","article-title":"Encounter Library Characterizer User Guide, Version 13.1, Cadence Design Systems","year":"2013","key":"ref6"},{"key":"ref11","first-page":"83","article-title":"The YeAH! NoC Router","author":"moreira","year":"2014","journal-title":"Technique Report Faculty of Informatics"},{"key":"ref5","first-page":"868","article-title":"Theoretical and practical limits of dynamic voltage scaling","author":"bo zhai","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref8","first-page":"318","article-title":"A 65nm Sub- Vt Microcontroller with Integrated SRAM and Switched-Capacitor DC-DC Converter","volume":"616","author":"kwong","year":"2008","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC)"},{"key":"ref7","first-page":"933","article-title":"LiChEn: Automated Electrical Characterization of Asynchronous Stan-dard Cell Libraries","author":"moreira","year":"2013","journal-title":"Euromicro Conf on Digital System Design (DSD)"},{"article-title":"Digital Integrated Circuits","year":"2008","author":"rabaey","key":"ref2"},{"key":"ref9","first-page":"695","article-title":"A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in FORTRAN","author":"brglez","year":"1985","journal-title":"IEEE International Symposium on Circuits and Systems (ISCAS) Special Session on ATPG and Fault Simulation"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2003.1195069"}],"event":{"name":"2016 29th Symposium on Integrated Circuits and Systems Design (SBCCI)","start":{"date-parts":[[2016,8,29]]},"location":"Belo Horizonte, Brazil","end":{"date-parts":[[2016,9,3]]}},"container-title":["2016 29th Symposium on Integrated Circuits and Systems Design (SBCCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7593174\/7724036\/07724046.pdf?arnumber=7724046","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,11,16]],"date-time":"2016-11-16T14:29:50Z","timestamp":1479306590000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7724046\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/sbcci.2016.7724046","relation":{},"subject":[],"published":{"date-parts":[[2016,8]]}}}