{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,6]],"date-time":"2026-01-06T13:28:16Z","timestamp":1767706096980,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1109\/sbcci.2016.7724050","type":"proceedings-article","created":{"date-parts":[[2016,11,2]],"date-time":"2016-11-02T15:26:19Z","timestamp":1478100379000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Architectural exploration of Last-Level Caches targeting homogeneous multicore systems"],"prefix":"10.1109","author":[{"given":"Rodrigo","family":"Cataldo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guilherme","family":"Korol","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramon","family":"Fernandes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Debora","family":"Matos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cesar","family":"Marcon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"SureCore Technology. Technology Whitepaper","year":"2013","journal-title":"White Papers Repository"},{"key":"ref11","first-page":"1","author":"luo","year":"2015","journal-title":"Parallel Data Sharing in Cache Theory Measurement and Analysis"},{"key":"ref12","first-page":"1","article-title":"Modeling and Analysis of a Cache Coherent Interconnect","author":"wiener","year":"2012","journal-title":"Eindhoven University of Technology"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2014.7478828"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416628"},{"key":"ref15","first-page":"1","article-title":"Cortex A-I5","year":"2011","journal-title":"Technical Reference Manual"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 Simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Comput Arch News"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref18","first-page":"1","article-title":"Deconstructing PARSEC Scalability","author":"southern","year":"2015","journal-title":"Annual Workshop on Duplicating Deconstructing and Debunking of International Symposium on Computer Architecture (ISCAWDDD)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785552"},{"key":"ref3","first-page":"62","article-title":"Wide basedI\/O or LPDDR? Exploration and Analysis of Performance, Power and Temperature Trade-offs of Emerging DRAM Technologies in Embedded MPSoCs","author":"hajkazemi","year":"2015","journal-title":"basedInternational Conference on Computer Design (ICCD)"},{"journal-title":"PARSEC team","article-title":"The PARSEC Benchmark suite","year":"0","key":"ref6"},{"key":"ref5","first-page":"45","article-title":"Evaluating the Isolation Effect of Cache Partitioning on COTS Multicore Platforms","author":"yun","year":"2015","journal-title":"Workshop on Operating Systems Platforms for Embedded Real-Time Applications (OSPERT)"},{"key":"ref8","first-page":"1","article-title":"Meeting the Low Power Imperative at 28 nm","year":"2012","journal-title":"Whitepaper"},{"journal-title":"McPAt research team","article-title":"McPAt","year":"0","key":"ref7"},{"key":"ref2","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2009.06.001"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2756552"}],"event":{"name":"2016 29th Symposium on Integrated Circuits and Systems Design (SBCCI)","start":{"date-parts":[[2016,8,29]]},"location":"Belo Horizonte, Brazil","end":{"date-parts":[[2016,9,3]]}},"container-title":["2016 29th Symposium on Integrated Circuits and Systems Design (SBCCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7593174\/7724036\/07724050.pdf?arnumber=7724050","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T22:39:26Z","timestamp":1498343966000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7724050\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/sbcci.2016.7724050","relation":{},"subject":[],"published":{"date-parts":[[2016,8]]}}}