{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T16:00:04Z","timestamp":1781798404793,"version":"3.54.5"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1109\/sbcci.2016.7724051","type":"proceedings-article","created":{"date-parts":[[2016,11,2]],"date-time":"2016-11-02T15:26:19Z","timestamp":1478100379000},"page":"1-6","source":"Crossref","is-referenced-by-count":26,"title":["Side channel attack on NoC-based MPSoCs are practical: NoC Prime+Probe attack"],"prefix":"10.1109","author":[{"given":"Cezar","family":"Reinbrecht","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Altamiro","family":"Susin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lilian","family":"Bossuet","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Georg","family":"Sigl","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Johanna","family":"Sepulveda","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CIT\/IUCC\/DASC\/PICOM.2015.259"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2810103.2813708"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2015.7393301"},{"key":"ref14","first-page":"142","article-title":"Efficient timing channel protection for on-chip networks","author":"yao","year":"2012","journal-title":"2012 IEEE\/ACM Sixth International Symposium on Networks-on-Chip NoCS"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.46"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2014.2384744"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.25"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1109\/MCSoC.2015.25","article-title":"Comparison of shared and private 11 data memories for an embedded mpsoc in 28nm fd-soi","author":"sievers","year":"2015","journal-title":"Embedded Multicore\/Many-core Systems-on-Chip (MCSoC) 2015 IEEE 9th Inter-national Symposium"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-04722-4"},{"key":"ref4","first-page":"104","article-title":"Timing attacks on implementations of diffie-heIlman, rsa, dss, and other systems","author":"kocher","year":"1996","journal-title":"Proceedings of the 16th Annual InternationalCryptology Conference on Advances in Cryptology ser CRYPTO '96"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.154"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45238-6_6"},{"key":"ref5","first-page":"97","author":"kelsey","year":"1998","journal-title":"Side Channel Cryptanalysis of Product Ciphers"},{"key":"ref8","first-page":"1","author":"osvik","year":"2006","journal-title":"Cache attacks and countermeasures The case of AES"},{"key":"ref7","article-title":"Cache timing attacks on aes","author":"bernstein","year":"2005"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-29912-4_12"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379027"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CSSE.2008.633"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCIC.2010.5705721"},{"key":"ref22","article-title":"Cyclone v soc - overview","year":"0"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2014.7050048"}],"event":{"name":"2016 29th Symposium on Integrated Circuits and Systems Design (SBCCI)","location":"Belo Horizonte, Brazil","start":{"date-parts":[[2016,8,29]]},"end":{"date-parts":[[2016,9,3]]}},"container-title":["2016 29th Symposium on Integrated Circuits and Systems Design (SBCCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7593174\/7724036\/07724051.pdf?arnumber=7724051","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T22:39:26Z","timestamp":1498343966000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7724051\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/sbcci.2016.7724051","relation":{},"subject":[],"published":{"date-parts":[[2016,8]]}}}