{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T19:01:40Z","timestamp":1769540500879,"version":"3.49.0"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2016,8,1]],"date-time":"2016-08-01T00:00:00Z","timestamp":1470009600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,8,1]],"date-time":"2016-08-01T00:00:00Z","timestamp":1470009600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1109\/sbcci.2016.7724063","type":"proceedings-article","created":{"date-parts":[[2016,11,2]],"date-time":"2016-11-02T15:26:19Z","timestamp":1478100379000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["A parallel Motion Estimation solution for heterogeneous System on Chip"],"prefix":"10.1109","author":[{"given":"Mateus","family":"Melo","sequence":"first","affiliation":[{"name":"Group of Architectures and Integrated Circuits (GACI), Federal University of Pelotas - UFPel, Brazil"}]},{"given":"Gustavo","family":"Smaniotto","sequence":"additional","affiliation":[{"name":"Group of Architectures and Integrated Circuits (GACI), Federal University of Pelotas - UFPel, Brazil"}]},{"given":"Henrique","family":"Maich","sequence":"additional","affiliation":[{"name":"Group of Architectures and Integrated Circuits (GACI), Federal University of Pelotas - UFPel, Brazil"}]},{"given":"Luciano","family":"Agostini","sequence":"additional","affiliation":[{"name":"Group of Architectures and Integrated Circuits (GACI), Federal University of Pelotas - UFPel, Brazil"}]},{"given":"Bruno","family":"Zatt","sequence":"additional","affiliation":[{"name":"Group of Architectures and Integrated Circuits (GACI), Federal University of Pelotas - UFPel, Brazil"}]},{"given":"Leomar","family":"Rosa","sequence":"additional","affiliation":[{"name":"Group of Architectures and Integrated Circuits (GACI), Federal University of Pelotas - UFPel, Brazil"}]},{"given":"Marcelo","family":"Porto","sequence":"additional","affiliation":[{"name":"Group of Architectures and Integrated Circuits (GACI), Federal University of Pelotas - UFPel, Brazil"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.image.2004.06.003"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2014.6820302"},{"key":"ref12","article-title":"Memory-Aware and High-Throughput Hardware Design for the HEVC Fractional Motion Estimation","author":"vladimir","year":"2015","journal-title":"Proc of the 28th Symp on Integrated Circuits and Systems Design ACM"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132666"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048149"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2020876.2020905"},{"key":"ref16","first-page":"2784","article-title":"Context-adaptive fast motion estimation of HEVC","author":"xufeng","year":"2015","journal-title":"IEEE Int Symp on Circuits and Systems (ISCAS)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132666"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER.2013.6702619"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CISP.2011.6100484"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.18"},{"key":"ref3","year":"0","journal-title":"Intel Completes Acquisition of Altera"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICOS.2013.6735046"},{"key":"ref5","year":"0","journal-title":"Intel Introduces Configurabel Intel Atom _ Based Processor"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2221191"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICME.2013.6607515"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168835"},{"key":"ref1","author":"furber","year":"2000","journal-title":"ARM System-on-Chip Architecture"},{"key":"ref9","article-title":"International Telecommunication Union. 2007","year":"2007","journal-title":"ITU-T Recommendation H 264 Advanced Video Coding for Generic Audiovisual Services"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2015.2406199"},{"key":"ref22","article-title":"Comparative analysis of parallel SAD calculation hardware architectures for H. 264\/AVC video coding","author":"cl\u00e1udio","year":"2010","journal-title":"IEEE Latin American Symp on Circuits and Systems (LASCAS)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168835"},{"key":"ref24","year":"0","journal-title":"ODROID-XU3 platform description"},{"key":"ref23","first-page":"950","article-title":"A novel SAD computing hardware architecture for variable-size block motion estimation and its implementation with FPGA","volume":"2","author":"wei","year":"2003","journal-title":"2003 5th International Conference on ASIC"}],"event":{"name":"2016 29th Symposium on Integrated Circuits and Systems Design (SBCCI)","location":"Belo Horizonte, Brazil","start":{"date-parts":[[2016,8,29]]},"end":{"date-parts":[[2016,9,3]]}},"container-title":["2016 29th Symposium on Integrated Circuits and Systems Design (SBCCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7593174\/7724036\/07724063.pdf?arnumber=7724063","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T05:16:04Z","timestamp":1769490964000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7724063\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/sbcci.2016.7724063","relation":{},"subject":[],"published":{"date-parts":[[2016,8]]}}}