{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:36:23Z","timestamp":1729676183642,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1109\/sbcci.2016.7724070","type":"proceedings-article","created":{"date-parts":[[2016,11,2]],"date-time":"2016-11-02T15:26:19Z","timestamp":1478100379000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Inserting permanent fault input dependence on PTM to improve robustness evaluation"],"prefix":"10.1109","author":[{"given":"Rafael B.","family":"Schivittz","sequence":"first","affiliation":[]},{"given":"Rafael","family":"Fritz","sequence":"additional","affiliation":[]},{"given":"Denis T.","family":"Franco","sequence":"additional","affiliation":[]},{"given":"Lirida","family":"Naviner","sequence":"additional","affiliation":[]},{"given":"Cristina","family":"Meinhardt","sequence":"additional","affiliation":[]},{"given":"Paulo F.","family":"Butzen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2008.4540217"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.23"},{"key":"ref10","article-title":"& Popovici, E. Reliability analysis of logic circuits using probabilistic techniques","author":"grandhi","year":"2014","journal-title":"PrIMe"},{"key":"ref6","article-title":"Evaluating circuit reliability under probabilistic gate-level fault models","author":"patel","year":"2003","journal-title":"IWLS"},{"key":"ref11","article-title":"Probabilistic transfer matrices in symbolic reliability analysis of logic circuits","author":"smita","year":"2008","journal-title":"TODAES"},{"key":"ref5","article-title":"On teaching circuit reliability","author":"azam","year":"2008","journal-title":"FIE"},{"year":"0","key":"ref12","article-title":"NanGate FreePDK45 Open Cell Library, available at"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2011.45"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.47"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1007\/s10836-007-5041-3","article-title":"Hsiao, M. S. Bilateral testing of nano-scale fault-tolerant circuits","volume":"24","author":"fang","year":"2008","journal-title":"Journal of Electronic Testing"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CSPA.2012.6194728"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996588"}],"event":{"name":"2016 29th Symposium on Integrated Circuits and Systems Design (SBCCI)","start":{"date-parts":[[2016,8,29]]},"location":"Belo Horizonte, Brazil","end":{"date-parts":[[2016,9,3]]}},"container-title":["2016 29th Symposium on Integrated Circuits and Systems Design (SBCCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7593174\/7724036\/07724070.pdf?arnumber=7724070","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T22:39:26Z","timestamp":1498343966000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7724070\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/sbcci.2016.7724070","relation":{},"subject":[],"published":{"date-parts":[[2016,8]]}}}