{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T13:29:46Z","timestamp":1730294986955,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1109\/sbcci.2018.8533225","type":"proceedings-article","created":{"date-parts":[[2018,11,16]],"date-time":"2018-11-16T02:32:18Z","timestamp":1542335538000},"page":"1-7","source":"Crossref","is-referenced-by-count":1,"title":["Low Power Bulk-Driven OTA Design Optimization Using Cuckoo Search Algorithm"],"prefix":"10.1109","author":[{"given":"Anderson","family":"Fortes","sequence":"first","affiliation":[]},{"given":"Luiz A.","family":"da Silva","sequence":"additional","affiliation":[]},{"given":"Alessandro","family":"Girardi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2289413"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.902216"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837247"},{"key":"ref13","first-page":"171","article-title":"Modeling of pocket implanted mosfets for anomalous analog behavior","author":"cao","year":"1999","journal-title":"Electron Devices Meeting 1999 IEDM'99 Technical Digest International"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.888630"},{"key":"ref15","article-title":"Simulated annealing to improve analog integrated circuit design: Trade-offs and implementation issues","author":"severo","year":"2012","journal-title":"Simulated Annealing - Single and Multiple Objective Problems"},{"key":"ref16","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-12346-7","author":"barros","year":"2010","journal-title":"Analog Circuits and Systems Optimization based on Evolutionary Computation Techniques"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/NABIC.2009.5393690"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.888630"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2002.999703"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SOCPAR.2010.5686736"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2686586"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"316","DOI":"10.1016\/j.vlsi.2016.04.009","article-title":"AIDA: Layout-aware analog circuit-level sizing with in-loop layout generation","volume":"55","author":"louren\u00e7o","year":"2016","journal-title":"Integration the VLSI Journal"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s13042-014-0324-3"},{"key":"ref2","article-title":"Toward automated reasoning for analog IC design by symbolic computation - A survey","author":"shi","year":"2017","journal-title":"Integration the VLSI Journal"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2003.808914"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-19872-9_2"}],"event":{"name":"2018 31st Symposium on Integrated Circuits and Systems Design (SBCCI)","start":{"date-parts":[[2018,8,27]]},"location":"Bento Goncalves","end":{"date-parts":[[2018,8,31]]}},"container-title":["2018 31st Symposium on Integrated Circuits and Systems Design (SBCCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8513831\/8533220\/08533225.pdf?arnumber=8533225","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T20:56:46Z","timestamp":1643230606000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8533225\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/sbcci.2018.8533225","relation":{},"subject":[],"published":{"date-parts":[[2018,8]]}}}