{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T16:09:24Z","timestamp":1776442164139,"version":"3.51.2"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1109\/sbcci.2018.8533235","type":"proceedings-article","created":{"date-parts":[[2018,11,16]],"date-time":"2018-11-16T02:32:18Z","timestamp":1542335538000},"page":"1-6","source":"Crossref","is-referenced-by-count":17,"title":["Comparative Analysis of Inference Errors in a Neural Network Implemented in SRAM-Based FPGA Induced by Neutron Irradiation and Fault Injection Methods"],"prefix":"10.1109","author":[{"given":"Fabio","family":"Benevenuti","sequence":"first","affiliation":[]},{"given":"Fabiano","family":"Libano","sequence":"additional","affiliation":[]},{"given":"Vincent","family":"Pouget","sequence":"additional","affiliation":[]},{"given":"Fernanda Lima","family":"Kastensmidt","sequence":"additional","affiliation":[]},{"given":"Paolo","family":"Rech","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2255312"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2242487"},{"key":"ref10","article-title":"Device reliability report: First half 2017","year":"2017","journal-title":"User Guide UG116"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1111\/j.1469-1809.1936.tb02137.x"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1965.4323904"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MASSP.1987.1165576"},{"key":"ref12","year":"2017","journal-title":"Pulsys user manual"},{"key":"ref8","year":"2006","journal-title":"Measurement and Reporting of Alpha Particle and Terrestrial Cosmic Ray-Induced Soft Errors in Semiconductor Devices"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.phpro.2017.09.035"},{"key":"ref2","author":"le","year":"2012","journal-title":"Soft Error Mitigation Using Prioritized Essential Bits"},{"key":"ref9","article-title":"7 Series FPGAs configuration","year":"2017","journal-title":"User Guide UG479"},{"key":"ref1","author":"carmichael","year":"2006","journal-title":"Triple Module Redundancy Design Techniques for Virtex FPGAs"}],"event":{"name":"2018 31st Symposium on Integrated Circuits and Systems Design (SBCCI)","location":"Bento Goncalves","start":{"date-parts":[[2018,8,27]]},"end":{"date-parts":[[2018,8,31]]}},"container-title":["2018 31st Symposium on Integrated Circuits and Systems Design (SBCCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8513831\/8533220\/08533235.pdf?arnumber=8533235","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T20:29:57Z","timestamp":1643228997000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8533235\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/sbcci.2018.8533235","relation":{},"subject":[],"published":{"date-parts":[[2018,8]]}}}