{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T00:04:59Z","timestamp":1725494699397},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1109\/sbcci.2018.8533248","type":"proceedings-article","created":{"date-parts":[[2018,11,16]],"date-time":"2018-11-16T02:32:18Z","timestamp":1542335538000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Exact Multi-Level Benchmark Circuit Generation for Logic Synthesis Evaluation"],"prefix":"10.1109","author":[{"given":"Walter L.","family":"Neto","sequence":"first","affiliation":[]},{"given":"Vinicius N.","family":"Possani","sequence":"additional","affiliation":[]},{"given":"Felipe S.","family":"Marranghello","sequence":"additional","affiliation":[]},{"given":"Jody M.","family":"Matos","sequence":"additional","affiliation":[]},{"given":"Andre I.","family":"Reis","sequence":"additional","affiliation":[]},{"given":"Renato P.","family":"Ribas","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"IWLS'93 benchmark set: Version 4.0","author":"mcelvain","year":"1993","journal-title":"IWLS"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/54.867895"},{"key":"ref13","article-title":"Benchmarking method and designs targeting logic synthesis for fpgas","author":"pistorius","year":"2007","journal-title":"IWLS"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887922"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9579-4"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2431211.2431220"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2786982"},{"key":"ref18","first-page":"458","article-title":"Make it reversible: efficient embedding of non-reversible functions","author":"zulehner","year":"2017","journal-title":"DATE 2017"},{"journal-title":"ABC A System for Sequential Synthesis and Verification","year":"0","key":"ref19"},{"key":"ref4","article-title":"The EPFL combinational benchmark suite","author":"amar\u00fa","year":"2015","journal-title":"IWLS"},{"key":"ref3","article-title":"IWLS 2005 benchmarks","author":"albrecht","year":"2005","journal-title":"IWLS"},{"journal-title":"Optimal combinational multi-level logic synthesis","year":"2009","author":"ernst","key":"ref6"},{"key":"ref5","first-page":"157","article-title":"Multi-level logic benchmarks: an exactness study","author":"amar\u00fa","year":"2017","journal-title":"ASP-DAC 2017 22nd Asia and South Pacific"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref7","first-page":"677","article-title":"A neutral netlist of 10 combinational benchmark circuits and a target translator in fortran","author":"brglez","year":"1985","journal-title":"Proc Of ISCAS"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"journal-title":"Logic Synthesis and Optimization Benchmarks Version 3 0","year":"1991","author":"yang","key":"ref1"},{"key":"ref9","article-title":"Logic synthesis and optimization benchmarks","author":"yang","year":"1989","journal-title":"IWLS"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2012.2237140"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"year":"0","author":"soeken","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887925"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643371"}],"event":{"name":"2018 31st Symposium on Integrated Circuits and Systems Design (SBCCI)","start":{"date-parts":[[2018,8,27]]},"location":"Bento Goncalves","end":{"date-parts":[[2018,8,31]]}},"container-title":["2018 31st Symposium on Integrated Circuits and Systems Design (SBCCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8513831\/8533220\/08533248.pdf?arnumber=8533248","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T19:59:35Z","timestamp":1643227175000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8533248\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/sbcci.2018.8533248","relation":{},"subject":[],"published":{"date-parts":[[2018,8]]}}}