{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T05:29:42Z","timestamp":1745386182624},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,8]]},"DOI":"10.1109\/sbcci50935.2020.9189909","type":"proceedings-article","created":{"date-parts":[[2020,9,10]],"date-time":"2020-09-10T17:24:17Z","timestamp":1599758657000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Evaluation of Cache-Based Memory Hierarchy for HEVC Video Decoding"],"prefix":"10.1109","author":[{"given":"Garrenlus","family":"de Souza","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sergio","family":"Bampi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arthur","family":"Cerveira","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bruno","family":"Zatt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Felipe","family":"Sampaio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351662"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5117861"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627615"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICDSP.2015.7251917"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2221191"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISPACS.2014.7024454"},{"journal-title":"CPU Cache Simulator","year":"2020","author":"thornsberry","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICETECH.2016.7569243"},{"key":"ref19","first-page":"392","author":"patterson","year":"2014","journal-title":"Computer Organization and Design The Hardware\/Software Interface"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCITechn.2011.6164798"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SURV.2012.111412.00051"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICEEOT.2016.7755102"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2821565"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702339"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IC3I.2014.7019786"},{"key":"ref2","article-title":"Rate-Distortion and Complexity Comparison of HEVC and VVC Video Encoders","author":"siqueira","year":"2020","journal-title":"2020 IEEE LASCAS"},{"article-title":"Cisco Predicts More IP Traffic in the Next Five Years Than in the History of the Internet","year":"2018","author":"cicero","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICDSP.2015.7251917"},{"key":"ref20","article-title":"Cache Efficiency Evaluation for Intra and Inter Frame Decoding","author":"souza","year":"2020","journal-title":"XXXV South Symposium on Microelectronics SIM"},{"key":"ref21","first-page":"14. 1","author":"balasubramonian","year":"2017","journal-title":"CACTI 7 New Tools for Interconnect Exploration in Innovative Off-Chip Memories"}],"event":{"name":"2020 33rd Symposium on Integrated Circuits and Systems Design (SBCCI)","start":{"date-parts":[[2020,8,24]]},"location":"Campinas, Brazil","end":{"date-parts":[[2020,8,28]]}},"container-title":["2020 33rd Symposium on Integrated Circuits and Systems Design (SBCCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9186570\/9189892\/09189909.pdf?arnumber=9189909","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T17:50:27Z","timestamp":1656438627000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9189909\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/sbcci50935.2020.9189909","relation":{},"subject":[],"published":{"date-parts":[[2020,8]]}}}