{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:24:12Z","timestamp":1751091852810,"version":"3.37.3"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,8,22]],"date-time":"2022-08-22T00:00:00Z","timestamp":1661126400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,8,22]],"date-time":"2022-08-22T00:00:00Z","timestamp":1661126400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002322","name":"Coorden\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior - Brasil","doi-asserted-by":"publisher","award":["001"],"award-info":[{"award-number":["001"]}],"id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003593","name":"CNPq","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003593","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004263","name":"FAPERGS","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004263","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,8,22]]},"DOI":"10.1109\/sbcci55532.2022.9893228","type":"proceedings-article","created":{"date-parts":[[2022,9,29]],"date-time":"2022-09-29T19:46:51Z","timestamp":1664480811000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["Low-Frequency Non-Separable Transform Hardware System Design for the VVC Encoder"],"prefix":"10.1109","author":[{"given":"Jones","family":"Goebel","sequence":"first","affiliation":[{"name":"Graduate Program in Computing (PPGC) - Federal University of Pelotas (UFPel),Video Technology Research Group (ViTech) - Group of Architectures and Integrated Circuits (GACI),Pelotas,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luciano","family":"Agostini","sequence":"additional","affiliation":[{"name":"Graduate Program in Computing (PPGC) - Federal University of Pelotas (UFPel),Video Technology Research Group (ViTech) - Group of Architectures and Integrated Circuits (GACI),Pelotas,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bruno","family":"Zatt","sequence":"additional","affiliation":[{"name":"Graduate Program in Computing (PPGC) - Federal University of Pelotas (UFPel),Video Technology Research Group (ViTech) - Group of Architectures and Integrated Circuits (GACI),Pelotas,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcelo","family":"Porto","sequence":"additional","affiliation":[{"name":"Graduate Program in Computing (PPGC) - Federal University of Pelotas (UFPel),Video Technology Research Group (ViTech) - Group of Architectures and Integrated Circuits (GACI),Pelotas,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP40778.2020.9190983"},{"year":"0","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2011.2105595"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS46596.2019.8965063"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2019.2934752"},{"key":"ref15","first-page":"1","author":"cummings","year":"2008","journal-title":"Clock Domain Crossing (CDC) Design & Verification Techniques Using SystemVerilog"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CECIT53797.2021.00075"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2021.3126549"},{"key":"ref18","article-title":"High-Throughput Design for the H.266\/VVC Low-Frequency Non-Separable Transform","author":"goebel","year":"0","journal-title":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2021.3058584"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.5594\/j18499"},{"year":"2005","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.3043399"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/PCS48520.2019.8954507"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2020.2967424"},{"key":"ref2","volume":"36","author":"shen","year":"2013","journal-title":"High Efficiency Video Coding"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"560","DOI":"10.1109\/TCSVT.2003.815165","article-title":"overview of the h.264\/avc video coding standard","volume":"13","author":"wiegand","year":"2003","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2021.3072204"}],"event":{"name":"2022 35th SBC\/SBMicro\/IEEE\/ACM Symposium on Integrated Circuits and Systems Design (SBCCI)","start":{"date-parts":[[2022,8,22]]},"location":"Porto Alegre, Brazil","end":{"date-parts":[[2022,8,26]]}},"container-title":["2022 35th SBC\/SBMicro\/IEEE\/ACM Symposium on Integrated Circuits and Systems Design (SBCCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9893151\/9893215\/09893228.pdf?arnumber=9893228","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,10,14]],"date-time":"2022-10-14T20:55:35Z","timestamp":1665780935000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9893228\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,8,22]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/sbcci55532.2022.9893228","relation":{},"subject":[],"published":{"date-parts":[[2022,8,22]]}}}