{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,3]],"date-time":"2025-07-03T11:42:39Z","timestamp":1751542959518,"version":"3.37.3"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,8,22]],"date-time":"2022-08-22T00:00:00Z","timestamp":1661126400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,8,22]],"date-time":"2022-08-22T00:00:00Z","timestamp":1661126400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002322","name":"CAPES","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004263","name":"FAPERGS","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004263","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003593","name":"CNPq","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003593","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,8,22]]},"DOI":"10.1109\/sbcci55532.2022.9893256","type":"proceedings-article","created":{"date-parts":[[2022,9,29]],"date-time":"2022-09-29T19:46:51Z","timestamp":1664480811000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Transistor Reordering for Electrical Improvement in CMOS Complex Gates"],"prefix":"10.1109","author":[{"given":"Marcello M.","family":"Munoz","sequence":"first","affiliation":[{"name":"Federal University of Pelotas-UFPel,Graduate Program in Computing-PPGC,Pelotas,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Henrique","family":"Kessler","sequence":"additional","affiliation":[{"name":"Federal University of Pelotas-UFPel,Graduate Program in Computing-PPGC,Pelotas,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcelo","family":"Porto","sequence":"additional","affiliation":[{"name":"Federal University of Pelotas-UFPel,Graduate Program in Computing-PPGC,Pelotas,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vinicius V.","family":"Camargo","sequence":"additional","affiliation":[{"name":"Federal University of Pelotas-UFPel,Graduate Program in Computing-PPGC,Pelotas,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.489107"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.005"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2017.8292073"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9181137"},{"key":"ref14","first-page":"201","article-title":"Input and transistor reordering for nbti and hci reduction in complex cmos gates","author":"kiarnehr","year":"0","journal-title":"Proc of the Great Lakes Symp on VLSI"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2012.06.092"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090649"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LATS49555.2020.9093683"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.29292\/jics.v16i3.527"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1854153.1854167"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1990.130244"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2907722"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1995.486193"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.466335"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/233539.233543"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1996.494152"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2866231"},{"key":"ref1","first-page":"76","article-title":"Strategies for reducing power consumption and increasing rel. in iot","author":"reis","year":"2018","journal-title":"IFIP Int Internet of Things Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224110"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2410764"},{"journal-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5139-3"}],"event":{"name":"2022 35th SBC\/SBMicro\/IEEE\/ACM Symposium on Integrated Circuits and Systems Design (SBCCI)","start":{"date-parts":[[2022,8,22]]},"location":"Porto Alegre, Brazil","end":{"date-parts":[[2022,8,26]]}},"container-title":["2022 35th SBC\/SBMicro\/IEEE\/ACM Symposium on Integrated Circuits and Systems Design (SBCCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9893151\/9893215\/09893256.pdf?arnumber=9893256","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,10,14]],"date-time":"2022-10-14T20:55:36Z","timestamp":1665780936000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9893256\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,8,22]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/sbcci55532.2022.9893256","relation":{},"subject":[],"published":{"date-parts":[[2022,8,22]]}}}