{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:18:52Z","timestamp":1774365532064,"version":"3.50.1"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,9,2]],"date-time":"2024-09-02T00:00:00Z","timestamp":1725235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,2]],"date-time":"2024-09-02T00:00:00Z","timestamp":1725235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100005125","name":"EMI","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100005125","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,9,2]]},"DOI":"10.1109\/sbcci62366.2024.10703979","type":"proceedings-article","created":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T17:45:03Z","timestamp":1728495903000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["Robustness Analysis of Atomic Silicon Quantum Dot Logic Gates"],"prefix":"10.1109","author":[{"given":"Arthur M.","family":"Fortini","sequence":"first","affiliation":[{"name":"Federal University of Minas Gerais,Department of Computer Science,Belo Horizonte,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jo\u00e3o Gabriel O.","family":"Bicalho","sequence":"additional","affiliation":[{"name":"Federal University of Minas Gerais,Department of Computer Science,Belo Horizonte,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Omar P. Vilela","family":"Neto","sequence":"additional","affiliation":[{"name":"Federal University of Minas Gerais,Department of Computer Science,Belo Horizonte,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maria D.","family":"Vieira","sequence":"additional","affiliation":[{"name":"Federal University of Vi&#x00E7;osa,Science and Technology Institute,Florestal,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos\u00e9 Augusto M.","family":"Nacif","sequence":"additional","affiliation":[{"name":"Federal University of Vi&#x00E7;osa,Science and Technology Institute,Florestal,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo S.","family":"Ferreira","sequence":"additional","affiliation":[{"name":"Federal University of Vi&#x00E7;osa,Department of Informatics,Vi&#x00E7;osa,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/530144a"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190155"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-43722-3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/nature13407"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2196445"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1145\/2800986.2800995","article-title":"A novel methodology for robustness analysis of qca circuits","volume-title":"Proceedings of the 28th Symposium on Integrated Circuits and Systems Design, SBCCI \u201915","author":"Reis"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0180-3"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevMaterials.1.021602"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.9b04653"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-05171-y"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.102.046805"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2020.2966162"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2020.3036629"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1126\/science.268.5217.1590"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1063\/1.111722"},{"key":"ref16","volume-title":"Siqad documentation","author":"Ng","year":"2020"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/NANO58406.2023.10231266"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473946"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/date58400.2024.10546683"}],"event":{"name":"2024 37th SBC\/SBMicro\/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)","location":"Joao Pessoa, Brazil","start":{"date-parts":[[2024,9,2]]},"end":{"date-parts":[[2024,9,6]]}},"container-title":["2024 37th SBC\/SBMicro\/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10703968\/10703870\/10703979.pdf?arnumber=10703979","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T11:33:31Z","timestamp":1728560011000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10703979\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,2]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/sbcci62366.2024.10703979","relation":{},"subject":[],"published":{"date-parts":[[2024,9,2]]}}}