{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T17:37:53Z","timestamp":1744220273007,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,9,2]],"date-time":"2024-09-02T00:00:00Z","timestamp":1725235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,2]],"date-time":"2024-09-02T00:00:00Z","timestamp":1725235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002322","name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003593","name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003593","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004263","name":"Funda\u00e7\u00e3o de Amparo \u00e0 Pesquisa do Estado do Rio Grande do Sul","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004263","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,9,2]]},"DOI":"10.1109\/sbcci62366.2024.10703980","type":"proceedings-article","created":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T17:45:03Z","timestamp":1728495903000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["Enhancing Manycore Lifetime Through Reinforcement Learning Task Mapping and Migration"],"prefix":"10.1109","author":[{"given":"Ia\u00e7an\u00e3 Ianiski","family":"Weber","sequence":"first","affiliation":[{"name":"Pontifical Catholic University of Rio Grande do Sul – PUCRS,School of Technology,Porto Alegre,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vitor Balbinot","family":"Zanini","sequence":"additional","affiliation":[{"name":"Pontifical Catholic University of Rio Grande do Sul – PUCRS,School of Technology,Porto Alegre,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernando Gehm","family":"Moraes","sequence":"additional","affiliation":[{"name":"Pontifical Catholic University of Rio Grande do Sul – PUCRS,School of Technology,Porto Alegre,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/tpds.2019.2921542"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3501771"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2020.3006571"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593199"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/iolts.2019.8854454"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2022.3216552"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/iccad.2011.6105405"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2019.01.006"},{"key":"ref9","first-page":"140","article-title":"Instruction-Level Power Consumption Simulator for Modeling Simple Timing and Power Side Channels in a 32-bit RISC-V Micro-Processor","volume-title":"Master\u2019s thesis","author":"Fang","year":"2021"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-023-02190-8"},{"issue":"1","key":"ref11","first-page":"226","article-title":"Uber die Reaktionsgeschwindigkeit bei der Inversion von Rohrzucker durch S\u00e4uren","volume-title":"Zeitschrift f\u00fcr physikalische Chemie","volume":"4","author":"Arrhenius","year":"1889"},{"key":"ref12","first-page":"26","article-title":"RAMP: A model for reliability aware microprocessor design","volume-title":"IBM, Tech. Rep.","author":"Srinivasan","year":"2003"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-19-7784-8"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1002\/9781119815068"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3338852.3339841"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/bf00992698"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/sbesc60926.2023.10324296"},{"key":"ref18","first-page":"1","article-title":"Supporting task migration in multi-processor systems-on-chip: a feasibility study","volume-title":"IEEE Design, Automation Test in Europe Conference (DATE)","volume":"1","author":"Bertozzi"},{"key":"ref19","first-page":"1202","article-title":"DMNI: A specialized network interface for NoC-based MPSoCs","volume-title":"IEEE International Symposium on Circuits and Systems (ISCAS)","author":"Ruaro"},{"volume":"2021","article-title":"Open Virtual Platforms - the source of Fast Processor Models & Platforms","year":"2024","key":"ref20"},{"issue":"3-4","key":"ref21","first-page":"103","article-title":"Memphis: a framework for heterogeneous many-core SoCs generation and validation","volume-title":"Design Automation for Embedded Systems","volume":"23","author":"Ruaro","year":"2019"},{"issue":"7","key":"ref22","first-page":"1905","article-title":"Fotonoc: A folded torus-like network-on-chip based many-core systems-on-chip in the dark silicon era","volume-title":"IEEE Transactions on Parallel and Distributed Systems","volume":"28","author":"Yang","year":"2017"},{"issue":"12","key":"ref23","first-page":"1818","article-title":"Thermal-aware Task Mapping on Dynamically Reconfigurable Network-on-Chip based Multiprocessor System-on-Chip","volume-title":"IEEE Transactions on Computers","volume":"67","author":"Liu","year":"2018"},{"key":"ref24","first-page":"1","article-title":"Mapping and Migration Strategies for Thermal Management in Many-Core Systems","volume-title":"IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)","author":"Silva"}],"event":{"name":"2024 37th SBC\/SBMicro\/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)","start":{"date-parts":[[2024,9,2]]},"location":"Joao Pessoa, Brazil","end":{"date-parts":[[2024,9,6]]}},"container-title":["2024 37th SBC\/SBMicro\/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10703968\/10703870\/10703980.pdf?arnumber=10703980","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T11:44:03Z","timestamp":1728560643000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10703980\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,2]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/sbcci62366.2024.10703980","relation":{},"subject":[],"published":{"date-parts":[[2024,9,2]]}}}