{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T15:00:18Z","timestamp":1773414018069,"version":"3.50.1"},"reference-count":33,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,9,2]],"date-time":"2024-09-02T00:00:00Z","timestamp":1725235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,2]],"date-time":"2024-09-02T00:00:00Z","timestamp":1725235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002322","name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,9,2]]},"DOI":"10.1109\/sbcci62366.2024.10703982","type":"proceedings-article","created":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T17:45:03Z","timestamp":1728495903000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["AxMOD: VLSI Modular Reduction Design Exploring Approximate Arithmetic Units"],"prefix":"10.1109","author":[{"given":"Louren\u00e7o","family":"Mulling","sequence":"first","affiliation":[{"name":"Federal University of Pelotas (UFPel),Graduate Program on Computing,Pelotas,Brazil"}]},{"given":"Morgana M. A.","family":"Rosa","sequence":"additional","affiliation":[{"name":"Federal University of Pelotas (UFPel),Graduate Program on Computing,Pelotas,Brazil"}]},{"given":"Rafael","family":"Soares","sequence":"additional","affiliation":[{"name":"Federal University of Pelotas (UFPel),Graduate Program on Computing,Pelotas,Brazil"}]},{"given":"Eduardo","family":"Costa","sequence":"additional","affiliation":[{"name":"Catholic University of Pelotas (UCPel),Graduate Program on Electronic Engineering and Computing,Pelotas,Brazil"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DICTAP.2012.6215379"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3218021"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2892588"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2019.2945763"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2856757"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2856245"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2988353"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3085572"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/PrimeAsia56064.2022.10104001"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS45839.2020.9068958"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3331675"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372600"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2587696"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-020-05883-4"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180839"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.3030121"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00081"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST47458.2019.9006675"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33027-8_30"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LPD.1999.750404"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3218021"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020591"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2027626"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3108443"},{"key":"ref26","article-title":"A hardware fixed-point multiplier\/divider","author":"Balatoni","year":"1971"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.protcy.2013.12.182"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106756"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2013.6644866"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2015.7440321"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020591"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3218021"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3191180"}],"event":{"name":"2024 37th SBC\/SBMicro\/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)","location":"Joao Pessoa, Brazil","start":{"date-parts":[[2024,9,2]]},"end":{"date-parts":[[2024,9,6]]}},"container-title":["2024 37th SBC\/SBMicro\/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10703968\/10703870\/10703982.pdf?arnumber=10703982","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T17:21:21Z","timestamp":1728580881000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10703982\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,2]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/sbcci62366.2024.10703982","relation":{},"subject":[],"published":{"date-parts":[[2024,9,2]]}}}