{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,6]],"date-time":"2025-12-06T16:48:59Z","timestamp":1765039739697},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,9,2]],"date-time":"2024-09-02T00:00:00Z","timestamp":1725235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,2]],"date-time":"2024-09-02T00:00:00Z","timestamp":1725235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,9,2]]},"DOI":"10.1109\/sbcci62366.2024.10703984","type":"proceedings-article","created":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T17:45:03Z","timestamp":1728495903000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["A Semi-Automated Sizing Tool for CMOS Analog Building Blocks Integrated into EDA Environment"],"prefix":"10.1109","author":[{"given":"Rodrigo S.","family":"Moraes","sequence":"first","affiliation":[{"name":"Federal University of Pampa - UNIPAMPA,Alegrete,RS,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lucas","family":"Compassi-Severo","sequence":"additional","affiliation":[{"name":"Aeronautics Institute of Technology - ITA,São José dos Campos,SP,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1002\/9781119869610.ch3"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.3390\/electronics11030435"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2013.02.001"},{"key":"ref4","article-title":"Uma ferramenta para o dimensionamento autom\u00e1tico de circuitos integrados anal\u00f3gicos considerando an\u00e1lise de produtividade","volume-title":"Master Dissertation, Graduate Program in Electrical Engineering","author":"Severo","year":"2012"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544310.ch18"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/b978-0-08-097063-9.10003-2"},{"key":"ref7","article-title":"Electrical characterization of mosfets from a 180 nm cmos technology","author":"Hilbert","year":"2020","journal-title":"20th Microelectronics Student Forum"},{"key":"ref8","article-title":"Ulv and ulp active-rc filters combining single-stage ota and negative input transconductance for low energy rf receivers","volume-title":"Ph.D. dissertation","author":"Severo","year":"2019"},{"volume-title":"Operation and Modeling of the MOS Transistor","year":"2011","author":"Tsividis","key":"ref9"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.29292\/jics.v17i1.573"}],"event":{"name":"2024 37th SBC\/SBMicro\/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)","start":{"date-parts":[[2024,9,2]]},"location":"Joao Pessoa, Brazil","end":{"date-parts":[[2024,9,6]]}},"container-title":["2024 37th SBC\/SBMicro\/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10703968\/10703870\/10703984.pdf?arnumber=10703984","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T15:24:35Z","timestamp":1728573875000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10703984\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,2]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/sbcci62366.2024.10703984","relation":{},"subject":[],"published":{"date-parts":[[2024,9,2]]}}}