{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,11]],"date-time":"2024-10-11T04:22:06Z","timestamp":1728620526097},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,9,2]],"date-time":"2024-09-02T00:00:00Z","timestamp":1725235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,2]],"date-time":"2024-09-02T00:00:00Z","timestamp":1725235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002322","name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,9,2]]},"DOI":"10.1109\/sbcci62366.2024.10703988","type":"proceedings-article","created":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T17:45:03Z","timestamp":1728495903000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["TARA: Enhancing Real-Time Network Traffic Classification with Hardware Virtual Layers"],"prefix":"10.1109","author":[{"given":"Julio Costella","family":"Vicenzi","sequence":"first","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul (UFRGS),Institute of Informatics,Porto Alegre,Brazil"}]},{"given":"Michael G.","family":"Jordan","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul (UFRGS),Institute of Informatics,Porto Alegre,Brazil"}]},{"given":"Guilherme","family":"Korol","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul (UFRGS),Institute of Informatics,Porto Alegre,Brazil"}]},{"given":"Tiago","family":"Knorst","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul (UFRGS),Institute of Informatics,Porto Alegre,Brazil"}]},{"given":"Mateus Beck","family":"Rutzig","sequence":"additional","affiliation":[{"name":"Universidade Federal de Santa Maria (UFSM),Electronics and Computing Department,Santa Maria,Brazil"}]},{"given":"Antonio Carlos Schneider","family":"Beck","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul (UFRGS),Institute of Informatics,Porto Alegre,Brazil"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774727"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137244"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI55532.2022.9893223"},{"year":"2020","key":"ref4","article-title":"Petalinux tools documentation"},{"article-title":"Get moving with alveo","volume-title":"Xilinx","year":"2019","key":"ref5"},{"key":"ref6","article-title":"Fpga-accelerated digital signal processing for uav traffic control radar","volume-title":"Ph.D. dissertation","author":"Moody","year":"2021"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2023.02.009"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2022.3184634"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL53798.2021.00061"},{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1109\/HPEC.2019.8916237","article-title":"A Novel Design of Adaptive and Hierarchical Convolutional Neural Networks using Partial Reconfiguration on FPGA","author":"Farhadi","year":"2019"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3033730"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS48704.2020.9184640"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICOIN.2017.7899588"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISI.2017.8004872"},{"article-title":"Streamlined Deployment for Quantized Neural Networks","year":"2018","author":"Umuroglu","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3242897"},{"year":"2023","key":"ref17","article-title":"Vivado ML Overview"},{"article-title":"Verilator","volume-title":"Veripool","year":"2023","key":"ref18"}],"event":{"name":"2024 37th SBC\/SBMicro\/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)","start":{"date-parts":[[2024,9,2]]},"location":"Joao Pessoa, Brazil","end":{"date-parts":[[2024,9,6]]}},"container-title":["2024 37th SBC\/SBMicro\/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10703968\/10703870\/10703988.pdf?arnumber=10703988","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,10]],"date-time":"2024-10-10T15:17:06Z","timestamp":1728573426000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10703988\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,2]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/sbcci62366.2024.10703988","relation":{},"subject":[],"published":{"date-parts":[[2024,9,2]]}}}